 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MPC8358ECVVADDGA 数据表(PDF) 60 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358ECVVADDGA 数据表(HTML) 60 Page - Freescale Semiconductor, Inc |
|
|
60 / 102 page  MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5 60 Freescale Semiconductor HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications This figure provides the AC test load. Figure 49. AC Test Load Outputs—Internal clock high impedance tHIKHOX -0.5 5.5 ns Outputs—External clock high impedance tHEKHOX 18 ns Inputs—Internal clock input setup time tHIIVKH 8.5 — ns Inputs—External clock input setup time tHEIVKH 4— ns Inputs—Internal clock input hold time tHIIXKH 1.4 — ns Inputs—External clock input hold time tHEIXKH 1— ns Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. 2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tHIKHOX symbolizes the outputs internal timing (HI) for the time tserial memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X). Table 63. Synchronous UART AC Timing Specifications1 Characteristic Symbol2 Min Max Unit Outputs—Internal clock delay tUAIKHOV 011.3 ns Outputs—External clock delay tUAEKHOV 114 ns Outputs—Internal clock high impedance tUAIKHOX 011 ns Outputs—External clock high impedance tUAEKHOX 114 ns Inputs—Internal clock input setup time tUAIIVKH 6— ns Inputs—External clock input setup time tUAEIVKH 8— ns Inputs—Internal clock input hold time tUAIIXKH 1— ns Inputs—External clock input hold time tUAEIXKH 1— ns Notes: 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin. 2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tHIKHOX symbolizes the outputs internal timing (HI) for the time tserial memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X). Table 62. HDLC, BISYNC, and Transparent AC Timing Specifications1 (continued) Characteristic Symbol2 Min Max Unit Output Z0 = 50 Ω OVDD/2 RL = 50 Ω |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
