数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8358ECVVADDGA 数据表(PDF) 58 Page - Freescale Semiconductor, Inc

部件名 MPC8358ECVVADDGA
功能描述  PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8358ECVVADDGA 数据表(HTML) 58 Page - Freescale Semiconductor, Inc

Back Button MPC8358ECVVADDGA Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 62Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 102 page
background image
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
58
Freescale Semiconductor
UTOPIA/POS AC Timing Specifications
This figure provides the AC test load for the UTOPIA.
Figure 46. UTOPIA AC Test Load
These figures represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge
of the clock, these AC timing diagrams also apply when the falling edge is the active edge.
This figure shows the UTOPIA timing with external clock.
Figure 47. UTOPIA AC Timing (External Clock) Diagram
UTOPIA inputs—Internal clock input hold time
tUIIXKH
2.4
ns
UTOPIA inputs—External clock input hold time
tUEIXKH
1—
ns
3
Notes:
1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings
are measured at the pin.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tUIKHOX symbolizes the UTOPIA
outputs internal timing (UI) for the time tUTOPIA memory clock reference (K) goes from the high state (H) until outputs (O)
are invalid (X).
3. In rev. 2.0 silicon, due to errata, tUEIVKH minimum is 4.3 ns and tUEIXKH minimum is 1.4 ns under specific conditions. Refer
to Errata QE_UPC3 in Chip Errata for the MPC8360E, Rev. 1.
Table 60. UTOPIA AC Timing Specifications1 (continued)
Characteristic
Symbol2
Min
Max
Unit
Notes
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
UtopiaCLK (Input)
tUEIXKH
tUEIVKH
tUEKHOV
Input Signals:
UTOPIA
Output Signals:
UTOPIA
tUEKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com