MPC8358ECVVADDGA datasheet(2/102 Pages) FREESCALE

2 / 102 page

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

wide range of protocols including ATM, Ethernet, HDLC, and POS. The QUICC Engine module’s enhanced interworking eases

the transition and reduces investment costs from ATM to IP based systems. The other major features include a dual DDR

SDRAM memory controller for the MPC8360E, which allows equipment providers to partition system parameters and data in

an extremely efficient way, such as using one 32-bit DDR memory controller for control plane processing and the other for data

plane processing. The MPC8358E has a single DDR SDRAM memory controller. The MPC8360E/58E also offers a 32-bit PCI

controller, a flexible local bus, and a dedicated security engine.

This figure shows the MPC8360Eblock diagram.

Figure 1. MPC8360E Block Diagram

Memory Controllers

GPCM/UPM/SDRAM

32/64 DDR Interface Unit

PCI Bridge

Local Bus

Bus Arbitration

DUART

Dual I2C

4 Channel DMA

Interrupt Controller

Protection & Configuration

System Reset

Clock Synthesizer

System Interface Unit

(SIU)

Local

Baud Rate

Generators

Multi-User

RAM

Parallel I/O

Accelerators

Dual 32-Bit RISC CP

Serial DMA

2 Virtual

DMAs

2 GMII/

RGMII/TBI/RTBI

8 MII/

RMII

8 TDM Ports

2 UTOPIA/POS

(124 MPHY)

Serial Interface

QUICC Engine Module

JTAG/COP

Power

Management

Timers

FPU

Classic G2 MMUs

32KB

D-Cache

32KB

I-Cache

Security Engine

e300 Core

PCI

DDRC1

Time Slot Assigner

DDRC2

MPC8358ECVVADDGA 数据表(PDF) 2 Page - Freescale Semiconductor, Inc

MPC8358ECVVADDGA 数据表(HTML) 2 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载