MPC8358ECVVADDGA datasheet(88/102 Pages) FREESCALE

部件名	MPC8358ECVVADDGA

功能描述	PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications

PDF	102 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

88 / 102 page

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

QUICC Engine Block PLL Configuration

The RCWL[CEVCOD] denotes the QUICC Engine Block PLL VCO internal frequency as shown in this table.

NOTE

The VCO divider (RCWL[CEVCOD]) must be set properly so that the QUICC Engine

block VCO frequency is in the range of 600–1400 MHz. The QUICC Engine block

frequency is not restricted by the CSB and core frequencies. The CSB, core, and QUICC

Engine block frequencies should be selected according to the performance requirements.

11101

× 29

11110

× 30

11111

× 31

00011

× 1.5

00101

× 2.5

00111

× 3.5

01001

× 4.5

01011

× 5.5

01101

× 6.5

01111

× 7.5

10001

× 8.5

10011

× 9.5

10101

× 10.5

10111

× 11.5

11001

× 12.5

11011

× 13.5

11101

× 14.5

Note:

1. Reserved modes are not listed.

Table 75. QUICC Engine Block PLL VCO Divider

RCWL[CEVCOD]

VCO Divider

Reserved

Table 74. QUICC Engine Block PLL Multiplication Factors (continued)

RCWL[CEPMF] RCWL[CEPDF]

QUICC Engine PLL

Multiplication Factor = RCWL[CEPMF]/

(1 + RCWL[CEPDF])

MPC8358ECVVADDGA 数据表(PDF) 88 Page - Freescale Semiconductor, Inc

MPC8358ECVVADDGA 数据表(HTML) 88 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载