数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8358ECVVADDGA 数据表(PDF) 84 Page - Freescale Semiconductor, Inc

部件名 MPC8358ECVVADDGA
功能描述  PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8358ECVVADDGA 数据表(HTML) 84 Page - Freescale Semiconductor, Inc

Back Button MPC8358ECVVADDGA Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 81Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 82Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 83Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 84Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 85Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 86Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 87Page - Freescale Semiconductor, Inc MPC8358ECVVADDGA Datasheet HTML 88Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 102 page
background image
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5
84
Freescale Semiconductor
System PLL Configuration
The RCWL[SVCOD] denotes the system PLL VCO internal frequency as shown in this table.
NOTE
The VCO divider must be set properly so that the system VCO frequency is in the range of
600–1400 MHz.
The system VCO frequency is derived from the following equations:
csb_clk = {PCI_SYNC_IN × (1 + CFG_CLKIN_DIV)} × SPMF
System VCO Frequency = csb_clk × VCO divider (if both RCWL[DDRCM] and RCWL[LBCM] are cleared)
OR
System VCO frequency = 2
× csb_clk × VCO divider (if either RCWL[DDRCM] or RCWL[LBCM] are set).
As described in Section 21, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and
the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and
the internal coherent system bus clock (csb_clk). This table shows the expected frequency values for the CSB frequency for
select csb_clk to CLKIN/PCI_SYNC_IN ratios.
1100
× 12
1101
× 13
1110
× 14
1111
× 15
Table 71. System PLL VCO Divider
RCWL[SVCOD]
VCO Divider
00
4
01
8
10
2
11
Reserved
Table 72. CSB Frequency Options
CFG_CLKIN_DIV
at Reset1
SPMF
csb_clk:
Input Clock Ratio2
Input Clock Frequency (MHz)2
16.67
25
33.33
66.67
csb_clk Frequency (MHz)
Low
0010
2:1
133
Low
0011
3:1
100
200
Low
0100
4:1
100
133
266
Low
0101
5:1
125
166
333
Table 70. System PLL Multiplication Factors (continued)
RCWL[SPMF]
System PLL
Multiplication Factor



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com