MPC8358ECVVADDGA datasheet(56/102 Pages) FREESCALE

56 / 102 page

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

TDM/SI DC Electrical Characteristics

TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the

MPC8360E/58E.

17.1

TDM/SI DC Electrical Characteristics

This table provides the DC electrical characteristics for the device TDM/SI.

17.2

TDM/SI AC Timing Specifications

This table provides the TDM/SI input and output AC timing specifications.

This figure provides the AC test load for the TDM/SI.

Figure 44. TDM/SI AC Test Load

Figure 45 represents the AC timing from Table 56. Note that although the specifications generally reference the rising edge of

the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Table 57. TDM/SI DC Electrical Characteristics

Characteristic

Symbol

Condition

Min

Max

Unit

Output high voltage

VOH

IOH = –2.0 mA

2.4

—

Output low voltage

VOL

IOL = 3.2 mA

—

0.5

Input high voltage

VIH

—2.0

OVDD + 0.3

Input low voltage

VIL

—–0.3

0.8

Input current

IIN

0 V

≤VIN ≤OVDD

—±10

μA

Table 58. TDM/SI AC Timing Specifications1

Characteristic

Symbol2

Min

Max3

Unit

TDM/SI outputs—External clock delay

tSEKHOV

210

TDM/SI outputs—External clock high impedance

tSEKHOX

210

TDM/SI inputs—External clock input setup time

tSEIVKH

5—

TDM/SI inputs—External clock input hold time

tSEIXKH

2—

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings

are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tSEKHOX symbolizes the TDM/SI

outputs external timing (SE) for the time tTDM/SI memory clock reference (K) goes from the high state (H) until outputs (O)

are invalid (X).

3. Timings are measured from the positive or negative edge of the clock, according to SIxMR [CE] and SITXCEI[TXCEIx].

Refer MPC8360E Integrated Communications Processor Reference Manual for more details.

Output

Z0 = 50 Ω

OVDD/2

RL = 50 Ω

MPC8358ECVVADDGA 数据表(PDF) 56 Page - Freescale Semiconductor, Inc

MPC8358ECVVADDGA 数据表(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载