 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MPC8358ECVVADDGA 数据表(PDF) 54 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358ECVVADDGA 数据表(HTML) 54 Page - Freescale Semiconductor, Inc |
|
|
54 / 102 page  MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5 54 Freescale Semiconductor IPIC AC Timing Specifications 15.2 IPIC AC Timing Specifications This table provides the IPIC input and output AC timing specifications. 16 SPI This section describes the DC and AC electrical specifications for the SPI of the MPC8360E/58E. 16.1 SPI DC Electrical Characteristics This table provides the DC electrical characteristics for the device SPI. 16.2 SPI AC Timing Specifications This table and provide the SPI input and output AC timing specifications. Table 54. IPIC Input AC Timing Specifications1 Characteristic Symbol2 Min Unit IPIC inputs—minimum pulse width tPIWID 20 ns Notes: 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin. 2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least tPIWID ns to ensure proper operation when working in edge triggered mode. Table 55. SPI DC Electrical Characteristics Characteristic Symbol Condition Min Max Unit Output high voltage VOH IOH = –6.0 mA 2.4 — V Output low voltage VOL IOL = 6.0 mA — 0.5 V Output low voltage VOL IOL = 3.2 mA — 0.4 V Input high voltage VIH —2.0 OVDD + 0.3 V Input low voltage VIL —–0.3 0.8 V Input current IIN 0 V ≤VIN ≤OVDD —±10 μA Table 56. SPI AC Timing Specifications1 Characteristic Symbol2 Min Max Unit SPI outputs—Master mode (internal clock) delay tNIKHOX tNIKHOV 0.3 — — 8 ns SPI outputs—Slave mode (external clock) delay tNEKHOX tNEKHOV 2 — — 8 ns SPI inputs—Master mode (internal clock) input setup time tNIIVKH 8— ns SPI inputs—Master mode (internal clock) input hold time tNIIXKH 0— ns SPI inputs—Slave mode (external clock) input setup time tNEIVKH 4— ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
