数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C970A 数据表(PDF) 56 Page - Advanced Micro Devices

部件名 AM79C970A
功能描述  PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
PDF  219 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C970A 数据表(HTML) 56 Page - Advanced Micro Devices

Back Button AM79C970A Datasheet HTML 52Page - Advanced Micro Devices AM79C970A Datasheet HTML 53Page - Advanced Micro Devices AM79C970A Datasheet HTML 54Page - Advanced Micro Devices AM79C970A Datasheet HTML 55Page - Advanced Micro Devices AM79C970A Datasheet HTML 56Page - Advanced Micro Devices AM79C970A Datasheet HTML 57Page - Advanced Micro Devices AM79C970A Datasheet HTML 58Page - Advanced Micro Devices AM79C970A Datasheet HTML 59Page - Advanced Micro Devices AM79C970A Datasheet HTML 60Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 219 page
background image
AMD
P R E L I M I N A R Y
56
Am79C970A
Initialization Block DMA Transfers
During execution of the PCnet-PCI II controller bus
master initialization procedure, the PCnet-PCI II con-
troller microcode will repeatedly request DMA transfers
from the BIU. During each of these initialization block
DMA transfers, the BIU will perform two data transfer cy-
cles reading one DWord per transfer and then it will re-
linquish the bus. When SSIZE32 (BCR20, bit 8) is set to
ONE (i.e. the initialization block is organized as 32-bit
software structures), there are 7 DWords to transfer dur-
ing the bus master initialization procedure, so four bus
mastership periods are needed in order to complete the
initialization sequence. Note that the last DWord trans-
fer of the last bus mastership period of the initialization
sequence accesses an unneeded location. Data from
this transfer is discarded internally. When SSIZE32 is
cleared to ZERO (i.e. the initialization block is
organized as 16-bit software structures), then three bus
mastership periods are needed to complete the
initialization sequence.
The PCnet-PCI II controller supports two transfer
modes for reading the initialization block: non-burst and
burst mode; with burst mode being the preferred mode
when the PCnet-PCI II controller is used in a PCI
bus application.
When BREADE is cleared to ZERO (BCR18, bit 6), all
initialization block read transfers will be executed in
non-burst mode. There is a new address phase for
every data phase.
FRAME will be dropped between
the two transfers. The two phases within a bus
mastership period will have addresses of ascending
contiguous order.
19436A-27
FRAME
CLK
AD
IRDY
TRDY
C/
BE
DEVSEL
REQ
GNT
PAR
DEVSEL is sampled
IADDi
0000
0110
PAR
PAR
DATA
DATA
IADDi+4
0000
0110
PAR
PAR
1
2345678
10
9
Figure 24. Initialization Block Read In Non-Burst Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com