AM79C970A datasheet(96/219 Pages) AMD

96 / 219 page

AMD

P R E L I M I N A R Y

Am79C970A

LED and also have an EEPROM, it might be necessary

to buffer the

LED3 circuit from the EEPROM connection.

When an LED circuit is directly connected to the

EEDO/

LED3/SRD pin, then it is not possible for most

Microwire EEPROM devices to sink enough IOL to

maintain a valid low level on the EEDO input to the

PCnet-PCI II controller. In applications where an

EEPROM is not needed, the

LED3 pin may be directly

connected to an LED circuit. The PCnet-PCI II controller

LED3 pin driver will be able to sink enough current to

properly drive the LED circuit.

Each LED can be programmed through a BCR register

to indicate one or more of the following network status or

activities: Collision Status, Full-Duplex Link Status,

Half-Duplex Link Status, Jabber Status, Magic Packet

Status, Receive Match, Receive Polarity, Receive

Status and Transmit Status. The LED pins can be con-

figured to operate in either open-drain mode (active low)

or in totem-pole mode (active high). The output can be

stretched to allow the human eye to recognize even

short events that last only several microseconds. After

H_RESET, the four LED outputs are configured in the

following manner:

Table 13. LED Default Configuration

LED Output

Indication

Driver Mode

Pulse Stretch

LNKST

Link Status

Open Drain – Active Low

Enabled

LED1

Receive Status

Open Drain – Active Low

Enabled

LED2

Receive Polarity

Open Drain – Active Low

Enabled

LED3

Transmit Status

Open Drain – Active Low

Enabled

For each LED register, each of the status signals is

ANDed with its enable signal, and these signals are all

ORed together to form a combined status signal. Each

LED pins combined status signal can be programmed to

run to a pulse stretcher, which consists of a 3-bit shift

shift register is normally at logic 0. The OR gate output

for each LED register asynchronously sets all three bits

of its shift register when the output becomes asserted.

The inverted output of each shift register is used to con-

trol an LED pin. Thus the pulse stretcher provides 2–3

clocks of stretched LED output, or 52 ms to 78 ms.

19436A-44

COL

COLE

FDLS

FDLSE

JAB

JABE

LNKST

LNKSTE

RCV

RCVE

RCVM

RCVME

RXPOL

RXPOLE

XMT

XMTE

Pulse

Stretch

MFS

MFSE

Figure 41. LED Control Logic

AM79C970A 数据表(PDF) 96 Page - Advanced Micro Devices

AM79C970A 数据表(HTML) 96 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM79C970A 数据表(PDF) 96 Page - Advanced Micro Devices

AM79C970A 数据表(HTML) 96 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载