数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR0330 数据表(PDF) 55 Page - ON Semiconductor

部件名 AR0330
功能描述  CMOS Digital Image Sensor
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

AR0330 数据表(HTML) 55 Page - ON Semiconductor

Back Button AR0330 Datasheet HTML 51Page - ON Semiconductor AR0330 Datasheet HTML 52Page - ON Semiconductor AR0330 Datasheet HTML 53Page - ON Semiconductor AR0330 Datasheet HTML 54Page - ON Semiconductor AR0330 Datasheet HTML 55Page - ON Semiconductor AR0330 Datasheet HTML 56Page - ON Semiconductor AR0330 Datasheet HTML 57Page - ON Semiconductor AR0330 Datasheet HTML 58Page - ON Semiconductor AR0330 Datasheet HTML 59Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 77 page
background image
AR0330_DS Rev. U Pub. 4/15 EN
55
©Semiconductor Components Industries, LLC,2015.
AR0330: 1/3-Inch CMOS Digital Image Sensor
Slave Mode
Figure 38:
Slave Mode Example Where the Integration Period is Half of the Frame Readout Period
The sensor read pointer will have paused at row 0 while the shutter pointer pauses at row N/2. The extra integration
caused by the slave mode delay will only be seen by rows 0 to N/2. The example below is for a frame readout period of
16.6ms while the integration time is configured to 8.33ms.
When the slave mode becomes active, the sensor will pause both row read and row reset
operations.
Note:
The row integration period is defined as the period from row reset to row read.
When the AR0330 is working in slave mode, the external trigger signal VD must have
accurately controlled timing to avoid uneven exposure in the output image. The VD
timing control should make the slave mode “wait period” less than 32 pixel clocks.
To avoid uneven exposure, programmed integration time cannot be larger than VD
period. To increase integration time more than current VD period, the AR0330 must be
configured to work at a lower frame rate and read out image with new VD to match the
new timing.
The period between slave mode pulses must also be greater than the frame period. If the
rising edge of the VD pulse arrives while the slave mode is inactive, the VD pulse will be
ignored and will wait until the next VD pulse has arrived.
Inactive
Active
Row 0
Row N
Inactive
Active
Rising
Edge
Rising
Edge
Row Readout
Programmed Integration
Integration due to
Slave Mode Delay
Slave Mode
Trigger
Row Reset
(start of integration)
Frame
Valid
VD Signal
Rising
Edge
Reset operation is
held during slave
mode “Active” state.
Row reset and read
operations begin after
the rising edge of the
Vd signal.
8.33 ms 8.33 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com