数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR0330 数据表(PDF) 20 Page - ON Semiconductor

部件名 AR0330
功能描述  CMOS Digital Image Sensor
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

AR0330 数据表(HTML) 20 Page - ON Semiconductor

Back Button AR0330 Datasheet HTML 16Page - ON Semiconductor AR0330 Datasheet HTML 17Page - ON Semiconductor AR0330 Datasheet HTML 18Page - ON Semiconductor AR0330 Datasheet HTML 19Page - ON Semiconductor AR0330 Datasheet HTML 20Page - ON Semiconductor AR0330 Datasheet HTML 21Page - ON Semiconductor AR0330 Datasheet HTML 22Page - ON Semiconductor AR0330 Datasheet HTML 23Page - ON Semiconductor AR0330 Datasheet HTML 24Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 77 page
background image
AR0330_DS Rev. U Pub. 4/15 EN
20
©Semiconductor Components Industries, LLC,2015.
AR0330: 1/3-Inch CMOS Digital Image Sensor
Electrical Characteristics
Two-Wire Serial Register Interface
The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are
shown in Figure 8 and Table 14.
Figure 8:
Two-Wire Serial Bus Timing Parameters
Note:
Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register
address are issued.
Notes:
1. This table is based on I2C standard (v2.1 January 2000). Philips Semiconductor.
2. Two-wire control is I2C-compatible.
3. All values referred to VIHmin = 0.9 VDD and VILmax = 0.1VDD levels. Sensor EXCLK = 27 MHz.
Table 14:
Two-Wire Serial Bus Characteristics
fEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;
VDD_PLL = 2.8V; TA = 25°C
Parameter
Symbol
Standard Mode
Fast Mode
Unit
Min
Max
Min
Max
SCLK Clock Frequency
fSCL
0
100
0
400
KHz
Hold time (repeated) START condition
After this period, the first clock pulse is
generated
tHD;STA
4.0
-
0.6
-
s
LOW period of the SCLK clock
tLOW
4.7
-
1.3
-
s
HIGH period of the SCLK clock
tHIGH
4.0
-
0.6
-
s
Set-up time for a repeated START
condition
tSU;STA
4.7
-
0.6
-
s
Data hold time
tHD;DAT
04
3.455
06
0.95
s
Data set-up time
tSU;DAT
250
-
1006
-ns
Rise time of both SDATA and SCLK signals
tr
-
1000
20 + 0.1Cb7
300
ns
Fall time of both SDATA and SCLK signals
tf
-
300
20 + 0.1Cb7
300
ns
Set-up time for STOP condition
tSU;STO
4.0
-
0.6
-
s
Bus free time between a STOP and START
condition
tBUF
4.7
-
1.3
-
s
Capacitive load for each bus line
Cb
-
400
-
400
pF
Serial interface input pin capacitance
CIN_SI
-
3.3
-
3.3
pF
SDATA max load capacitance
CLOAD_SD
-
30
-
30
pF
SDATA pull-up resistor
RSD
1.5
4.7
1.5
4.7
K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com