数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR0330 数据表(PDF) 21 Page - ON Semiconductor

部件名 AR0330
功能描述  CMOS Digital Image Sensor
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

AR0330 数据表(HTML) 21 Page - ON Semiconductor

Back Button AR0330 Datasheet HTML 17Page - ON Semiconductor AR0330 Datasheet HTML 18Page - ON Semiconductor AR0330 Datasheet HTML 19Page - ON Semiconductor AR0330 Datasheet HTML 20Page - ON Semiconductor AR0330 Datasheet HTML 21Page - ON Semiconductor AR0330 Datasheet HTML 22Page - ON Semiconductor AR0330 Datasheet HTML 23Page - ON Semiconductor AR0330 Datasheet HTML 24Page - ON Semiconductor AR0330 Datasheet HTML 25Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 77 page
background image
AR0330_DS Rev. U Pub. 4/15 EN
21
©Semiconductor Components Industries, LLC,2015.
AR0330: 1/3-Inch CMOS Digital Image Sensor
Electrical Characteristics
4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the
undefined region of the falling edge of SCLK.
5. The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of
the SCLK signal.
6. A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement
tSU;DAT 250 ns must then be met. This will automatically be the case if the device does not stretch
the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it
must output the next data bit to the SDATA line tr max + tSU;DAT = 1000 + 250 = 1250 ns (according
to the Standard-mode I2C-bus specification) before the SCLK line is released.
7. Cb = total capacitance of one bus line in pF.
Figure 9:
I/O Timing Diagram (Parallel Mode)
Table 15:
I/O Parameters
fEXTCLK = 24 MHz; VDD = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; Output load = 68.5pF; T
J = 60°C;
CLK_OP = 98 MPixel/s
Symbol
Definition
Conditions
Min
Max
Units
VIH
Input HIGH voltage
VDD_IO = 1.8V
1.4
VDD_IO + 0.3
V
VDD_IO = 2.8V
2.4
VIL
Input LOW voltage
VDD_IO = 1.8V
GND – 0.3
0.4
VDD_IO = 2.8V
GND – 0.3
0.8
IIN
Input leakage current
No pull-up resistor; VIN = VDD OR
DGND
– 20
20
A
VOH
Output HIGH voltage
At specified IOH
VDD_IO - 0.4V
V
VOL
Output LOW voltage
At specified IOL
–0.4
V
IOH
Output HIGH current
At specified VOH
––12
mA
IOL
Output LOW current
At specified VOL
–9
mA
IOZ
Tri-state output leakage current
10
A
Data[11:0]
FRAME_VALID/
LINE_VALID
FRAME_VALID leads LINE_VALID by 609 PIXCLKs.
FRAME_VALID trails
LINE_VALID by 16 PIXCLKs.
PIXCLK
*PLL disabled for tCP
EXTCLK
tCP
tR
tEXTCLK
tF
tRP
tFP
tPD
tPD
tPFH
tPLH
tPFL
tPLL
Pxl _0
Pxl _1
Pxl _2
Pxl _n
90%
10%
90%
10%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com