数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3700 数据表(PDF) 11 Page - STMicroelectronics

部件名 ADE3700
功能描述  Analog LCD Display Engine for XGA and SXGA Resolutions
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3700 数据表(HTML) 11 Page - STMicroelectronics

Back Button ADE3700 Datasheet HTML 7Page - STMicroelectronics ADE3700 Datasheet HTML 8Page - STMicroelectronics ADE3700 Datasheet HTML 9Page - STMicroelectronics ADE3700 Datasheet HTML 10Page - STMicroelectronics ADE3700 Datasheet HTML 11Page - STMicroelectronics ADE3700 Datasheet HTML 12Page - STMicroelectronics ADE3700 Datasheet HTML 13Page - STMicroelectronics ADE3700 Datasheet HTML 14Page - STMicroelectronics ADE3700 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 89 page
background image
11/89
ADE3700
Global Control
2
Functional Description
2.1
Global Control
The global control block is responsible for:
q
selecting clock sources
q
power control
q
I²C control
q
SCLK frequency synthesizer control
q
block by block synchronous reset generation
The global control block runs on the XCLK clock domain which is required to be active for
programming. The clock domains of all other blocks are set in the Global Control Block. For I²C
access, the requested block must be driven with a valid clock frequency greater than 10 MHz. Clock
domains are shown in Figure 2.
To program the SCLK frequency synthesizer to a desired frequency (fOUT, in MHz), the following
equations apply.
Figure 2: Global Control Block Diagram
Table 3: SCLK Frequency Synthesizer Programmable Values (Sheet 1 of 2)
Frequency Range
SDIV
fOUT < 8 x fXCLK AND fOUT ≥ 4 x fXCLK
0
fOUT < 4 x fXCLK AND fOUT ≥ 2 x fXCLK
1
ADE3700
I²C
PWM
Sync
Measure
Global
Sync
Re-Time
ADC (Analog)
ADC Digital I/F
Line Lock
PLL
Data
Measure
LCD Scaler
Flicker
Detection
Output
Sequencer
TCON
SCLK Freq.
Synthesizer
FM Freq.
Synthesizer
XCLK
Domain
INCLK
Domain
SCLK
Domain
DOTCLK
Domain
Data
MCU (SCL, SDA)
PC Analog
INR, G, B
V, H, Csync
ORA
OGA
OBA
ORB
OGB
OBB
OCLK
ODE
OHS
OVS
TCON



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com