| 数据搜索系统,热门电子元器件搜索 |
|
ADE3700 数据表(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ADE3700 数据表(HTML) 42 Page - STMicroelectronics |
|
42 / 89 page ![]() LCD Scaler ADE3700 42/89 2.10 LCD Scaler The LCD Scaler module resizes images from one resolution to another. It employs a 3x3 non- separable scaling filter which performs a dot product of the input pixel values with a weighting vector that is computed from the chosen filtering function. To sharpen text without introducing excessive artifacts, the output pixel’s contrast level is adjusted based on the context value measured over a 3x3 grid in the relevant area of the source image. For proper scaler operation, the SCLK frequency must be set greater than the max of DCLK and IN_HPIXEL x DCLK_FREQ / (DEST_HPIXEL x PIXEL_AVG). DMEAS_SCR_PAD_0 0x0934 R [7:0] 0x0 Scratch Pad Registers DMEAS_SCR_PAD_1 0x0916 R/W [7:0] DMEAS_SCR_PAD_2 0x0917 R/W [7:0] DMEAS_SCR_PAD_3 0x0918 R/W [7:0] DMEAS_SCR_PAD_4 0x0919 R/W [7:0] DMEAS_SCR_PAD_5 0x091A R/W [7:0] DMEAS_SCR_PAD_6 0x091B R/W [7:0] DMEAS_SCR_PAD_7 0x091C R/W [7:0] DMEAS_SCR_PAD_8 0x091E R/W [7:0] DMEAS_SCR_PAD_9 0x091F R/W [7:0] DMEAS_SCR_PAD_10 0x0920 R/W [7:0] DMEAS_SCR_PAD_11 0x0921 R/W [7:0] DMEAS_SCR_PAD_12 0x0922 R/W [7:0] DMEAS_SCR_PAD_13 0x0923 R/W [7:0] DMEAS_SCR_PAD_14 0x0924 R/W [7:0] DMEAS_SCR_PAD_15 0x0925 R/W [7:0] Table 15: LCD Scaler Registers (Sheet 1 of 3) Register Name Addr Mode Bits Default Description SCL_SRC_HPIX_L 0x0A01 R/W [7:0] 0x0 Input Horizontal Resolution Bits [3:0] must be set to zero. SCL_SRC_HPIX_H 0x0A02 R/W [7:0] SCL_SRC_VPIX_L 0x0A03 R/W [7:0] 0x0 Input Vertical Resolution Bits[3:0] must be set to 0. SCL_SRC_VPIX_H 0x0A04 R/W [7:0] SCL_SCALEFACH_L 0x0A05 R/W [7:0] 0x0 17-bit Horizontal Scale Factor = (in_hpixel << 16) / dest_hpixel + 0.5 SCL_SCALEFACH_M 0x0A06 R/W [7:0] 0x0 SCL_SCALEFACH_H 0x0A07 R/W [0] 0x0 SCL_SCALEFACV_L 0x0A08 R/W [7:0] 0x0 16-bit Vertical Scale Factor = (in_vpixel << 15) / dest_vpixel + 0.5 SCL_SCALEFACV_H 0x0A09 R/W [7:0] 0x0 Table 14: Data Measurement Registers (Sheet 3 of 3) Register Name Addr Mode Bits Default Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |