数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3700 数据表(PDF) 21 Page - STMicroelectronics

部件名 ADE3700
功能描述  Analog LCD Display Engine for XGA and SXGA Resolutions
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3700 数据表(HTML) 21 Page - STMicroelectronics

Back Button ADE3700 Datasheet HTML 17Page - STMicroelectronics ADE3700 Datasheet HTML 18Page - STMicroelectronics ADE3700 Datasheet HTML 19Page - STMicroelectronics ADE3700 Datasheet HTML 20Page - STMicroelectronics ADE3700 Datasheet HTML 21Page - STMicroelectronics ADE3700 Datasheet HTML 22Page - STMicroelectronics ADE3700 Datasheet HTML 23Page - STMicroelectronics ADE3700 Datasheet HTML 24Page - STMicroelectronics ADE3700 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 89 page
background image
21/89
ADE3700
Line Lock PLL
LLK_PLL_LOCK_TOL
0x0819
R/W
[7:0]
0x20
More than lock_line_nb lines with a phase
error less than the lock_tol will set the lock
status bit, and the pll will work with the lock
time constant.
One or more lines with a phase error more
than lock_tol will reset the lock status bit,
and the pll will work with the slow time
constant.
LSB of lock tol is approx. 200ps.
LLK_PLL_LOCK_LINE_NB
0x081A
R/W
[7:0]
0x30
LLK_PLL_PH_OFFSET
0x081B
R/W
[7:0]
0x0
Phase adjustment.
The maximum phase offset value is equal
to phase_rate[31:21] or 0x40, whichever is
higher.
LLK_PLL_PH_OFFSET_EN
0x081C
R/W
[7]
0x0
phase enable
[6]
skip pulse
[5]
skip pulse at every rising edge of hsync
[4:0]
Reserved
LLK_PLL_PULSE_HIGH_EXT
0x081D
R/W
[7]
0x0
0: no pulse extend
1: extend pulse (normal)
[6:3]
Reserved
R/W
[2:0]
0x0
pulse extend amount
0x0: minimum
0x7: maximum (normal)
LLK_PLL_STAT_LINES_L
0x081E
R/W
[7:0]
0x10
Number of lines to statistically analyze.
LLK_PLL_STAT_LINES_H
0x081F
R/W
[7:0]
LLK_PLL_STAT_ERROR_INC_LO
W
0x0820
[7:0]
Reserved
LLK_PLL_FINE_ERROR_WAIT
0x0821
[7:4]
Reserved
R/W
[3:0]
0x0
Wait this number of CTRL_CLK cycles
before updating the PLL.
LLK_PLL_STAT_ON_VSYNC
0x0822
[7:2]
Reserved
R/W
[1]
0x0
PLL statistic synchronize on falling edge of
vsync
R/W
[0]
0x0
PLL statistic synchronize on rising edge of
vsync
LLK_PLL_MFACTOR_SHADOW_L
0x0823
R/W
[7:0]
0x80
Number of clocks in a line.
LLK_PLL_MFACTOR_SHADOW_U
0x0824
R/W
[7:0]
0x02
Registers 0x0803 and 0x0802 are
transferred to those registers according to
update_on_venab_fe.
Table 7: Line Lock PLL Registers (Sheet 3 of 4)
Register Name
Addr
Mode
Bits
Default
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com