ST72734 datasheet(8/144 Pages) STMICROELECTRONICS

8 / 144 page

ST72774/ST727754/ST72734

8/144

PIN DESCRIPTION (Cont’d)

RESET: Bidirectional. This active low signal forces

the initialization of the MCU. This event is the top

priority non maskable interrupt. This pin is

switched low when the Watchdog has triggered or

VDD is low. It can be used to reset external

peripherals.

OSCIN/OSCOUT:

Input/Output Oscillator

pin.

These pins connect a parallel-resonant crystal, or

an external source to the on-chip oscillator.

TEST/VPP: Input. EPROM programming voltage.

This pin must be held low during normal operating

modes.

VDD: Power supply voltage (4.0V-5.5V)

VSS: Digital Ground.

Alternate Functions: several pins of the I/O ports

assume

software

programmable

alternate

functions as shown in the pin description

Table 1. ST727x4 Pin Description

Pin No.

Pin Name

Type

Description

Remarks

PC0/HSYNCDIV

I/O

Port C0 or HSYNCDIV output (HSYNCO divided by 2)

PC1/AV

I/O

Port C1 or “Active Video” input

PC2/PWM3

I/O

Port C2 or 10-bit PWM/BRM output 3

For analog controls,

after external filtering

PC3/PWM4

I/O

Port C3 or 10-bit PWM/BRM output 4

PC4/PWM5

I/O

Port C4 or 10-bit PWM/BRM output5

PC5/PWM6

I/O

Port C5 or 10-bit PWM/BRM output 6

PC6/PWM7

I/O

Port C6 or 10-bit PWM/BRM output 7

PC7/PWM8

I/O

Port C7 or 10-bit PWM/BRM output 8

PB7/AIN3/PWM2

I/O

Port B7 or ADC analog input 3 or 10-bit PWM/BRM

output 2

PB6/AIN2/PWM1

I/O

Port B6 or ADC analog input 2 or 10-bit PWM/BRM

output 1

PB5/AIN1

I/O

Port B5 or ADC analog input 1

PB4/AIN0

I/O

Port B4 or ADC analog input 0

813

VDD

Supply (4.0V - 5.5V)

USBVCC

USB power supply (output 3.3V +/- 10%)

USBDM

I/O

USB bidirectional data

Must be tied to ground

for devices without

USB peripheral

USBDP

I/O

USB bidirectional data

VSS

Ground 0V

HSYNCI

SYNC horizontal synchronisation input

TTL levels

Refer to Figure 16

VSYNCI

SYNC vertical synchronisation input

PD0/VSYNCO

I/O

Port D0 or SYNC vertical synchronisation output

PD1/HSYNCO

I/O

Port D1 or SYNC horizontal synchronisation output

PD2/CSYNCI

I/O

Port D2 or SYNC composite synchronisation input

TTL levels with pull-up

(SYNC input)

ST72734 数据表(PDF) 8 Page - STMicroelectronics

ST72734 数据表(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载