ST72734 datasheet(91/144 Pages) STMICROELECTRONICS

91 / 144 page

ST72774/ST727754/ST72734

91/144

I²C SINGLE MASTER BUS INTERFACE (Cont’d)

4.7.5 Register Description

I2C CONTROL REGISTER (CR)

Read / Write

Reset Value: 0000 0000 (00h)

Bit 7:6 = Reserved. Forced to 0 by hardware.

Bit 5 = PE

Peripheral enable.

This bit is set and cleared by software.

0: Peripheral disabled

1: Master capability

Note: When PE=0, all the bits of the CR register and the

SR register except the Stop bit are reset. All outputs

are released while PE=0

Note: When PE=1, the corresponding I/O pins are select-

ed by hardware as alternate functions.

Note: To enable the I2C interface, write the CR register

TWICE with PE=1 as the first write only activates

the interface (only PE is set).

Bit 4 = Reserved. Forced to 0 by hardware.

Bit 3 = START

Generation of a Start condition.

This bit is set and cleared by software. It is also

cleared by hardware when the interface is disabled

(PE=0) or when the Start condition is sent (with

interrupt generation if ITE=1).

In master mode:

0: No start generation

1: Repeated start generation

In idle mode:

0: No start generation

1: Start generation when the bus is free

Bit 2 = ACK

Acknowledge enable.

This bit is set and cleared by software. It is also

cleared by hardware when the interface is disabled

(PE=0).

0: No acknowledge returned

1: Acknowledge returned after a data byte is re-

ceived

Bit 1 = STOP

Generation of a Stop condition.

This bit is set and cleared by software. It is also

cleared by hardware when the interface is disabled

(PE=0) or when the Stop condition is sent.

In Master mode only:

0: No stop generation

1: Stop generation after the current byte transfer

or after the current Start condition is sent.

Bit 0 = ITE

Interrupt enable.

This bit is set and cleared by software and cleared

by hardware when the interface is disabled

(PE=0).

0: Interrupts disabled

1: Interrupts enabled

Refer to Figure 55 for the relationship between the

events and the interrupt.

SCL is held low when the SB or BTF flags or an

EV2 event (See Figure 54) is detected.

START

ACK

STOP

ITE

ST72734 数据表(PDF) 91 Page - STMicroelectronics

ST72734 数据表(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST72734 数据表(PDF) 91 Page - STMicroelectronics

ST72734 数据表(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载