数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72734 数据表(PDF) 52 Page - STMicroelectronics

部件名 ST72734
功能描述  8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72734 数据表(HTML) 52 Page - STMicroelectronics

Back Button ST72734 Datasheet HTML 48Page - STMicroelectronics ST72734 Datasheet HTML 49Page - STMicroelectronics ST72734 Datasheet HTML 50Page - STMicroelectronics ST72734 Datasheet HTML 51Page - STMicroelectronics ST72734 Datasheet HTML 52Page - STMicroelectronics ST72734 Datasheet HTML 53Page - STMicroelectronics ST72734 Datasheet HTML 54Page - STMicroelectronics ST72734 Datasheet HTML 55Page - STMicroelectronics ST72734 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 144 page
background image
ST72774/ST727754/ST72734
52/144
16-BIT TIMER (Cont’d)
CONTROL REGISTER 2 (CR2)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 = OC1E
Output Compare 1 Enable.
0: Output Compare 1 function is enabled, but
the OCMP1 pin is a general I/O.
1: Output Compare 1 function is enabled, the
OCMP1 pin is dedicated to the Output Com-
pare 1 capability of the timer.
Bit 6 = OC2E
Output Compare 2 Enable.
0: Output Compare 2 function is enabled, but
the OCMP2 pin is a general I/O.
1: Output Compare 2 function is enabled, the
OCMP2 pin is dedicated to the Output Com-
pare 2 capability of the timer.
Bit 5 = OPM
One Pulse Mode.
0: One Pulse Mode is not active.
1: One Pulse Mode is active, the ICAP1 pin can
be used to trigger one pulse on the OCMP1
pin; the active transition is given by the
IEDG1 bit. The length of the generated pulse
depends on the contents of the OC1R regis-
ter.
Bit 4 = PWM
Pulse Width Modulation.
0: PWM mode is not active.
1: PWM mode is active, the OCMP1 pin outputs
a programmable cyclic signal; the length of
the pulse depends on the value of OC1R reg-
ister; the period depends on the value of
OC2R register.
Bit 3, 2 = CC1-CC0
Clock Control.
The value of the timer clock depends on these bits:
Table 15. Clock Control Bits
Bit 1 = IEDG2
Input Edge 2.
This bit determines which type of level transition on
the ICAP2 pin will trigger the capture.
0: A falling edge triggers the capture.
1: A rising edge triggers the capture.
Bit 0 = EXEDG
External Clock Edge.
This bit determines which type of level transition on
the external clock pin EXTCLK will trigger the free
running counter.
0: A falling edge triggers the free running coun-
ter.
1: A rising edge triggers the free running coun-
ter.
70
OC1E OC2E OPM PWM CC1 CC0 IEDG2 EXEDG
CC1
CC0
Timer Clock
00
fCPU / 4
01
fCPU / 2
10
fCPU / 8
11
External Clock (where
available)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com