ST72734 datasheet(102/144 Pages) STMICROELECTRONICS

部件名	ST72734

功能描述	8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C

PDF	144 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

102 / 144 page

ST72774/ST727754/ST72734

102/144

DDC INTERFACE (Cont’d)

DDC2B Mode: The DDC1/2B Interface enters

DDC2B mode either from the transition state or

from the initial state if software sets the HWPE bit

while P&D only or FPDI-2 mode is selected.

Once in DDC2B mode, the Interface always acts

as a slave following the protocol described in

Figure 62.

The DDC1/2B Interface continuously monitors the

SDA and SCL lines for a START condition and will

not respond (no acknowledge) until one is found.

A STOP condition at the end of a Read command

(after a NACK) forces the stand-by state. A STOP

condition at the end of a Write command triggers

the internal DMA write cycle.

The Interface samples the SDA line on the rising

edge of SCL and outputs data on the falling edge

of SCL. In any case SDA can only change when

SCL is low.

Figure 62. DDC2B protocol (example)

SDA

SCL

Start

Ack

A0h

Device Slave

00h

Data Address

Ack

Start A1h

Data1

Ack

DataN

Nack

Stop

Address

Device Slave

Address

128 / 256 bytes EDID

Legend:

Italics = data / control signal from display

Ack

Bold = data / control signal from host

ST72734 数据表(PDF) 102 Page - STMicroelectronics

ST72734 数据表(HTML) 102 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载