LM4560 datasheet(16/54 Pages) NSC

16 / 54 page

3.0 Register Description (Continued)

Bit 7..0

Legacy SB16 / SBPRO Mixer

Port

3.4.2.7 SBR6 (Legacy Sound Blaster ESP Reset Port)

Address: AudioBase + 16h or AudioBase + 17h or SBBase

+ 6h or SBBase + 7h

Size:

1 bit

Type:

Write Only

Bit 0

Enter Legacy SB16 / SBPRO ESP

Reset State

Escape From SB16 / SBPRO ESP

Reset State

ESP Reset should do the following things:

Reset ESP to no operation status and clear ESP Busy Flag.

b. Stop wave engine SB channel operation.

Reset any flags that may affect the next command execu-

tion.

3.2.8 SBR7 (Legacy Sound Blaster ESP Data Port)

Address: AudioBase + 1Ah or AudioBase + 1Bh or SBBase

+ Ah or SBBase + Bh

Size:

8 bits

Type:

Read Only

Default:

00h

Bit7..0

Data returned by Legacy SB16 /

SBPRO ESP Read Operation

3.4.2.9 SBR8 (Legacy Sound Blaster Command / Status

Port)

Address: AudioBase + 1Ch or AudioBase + 1Dh or SBBase

+ Ch or SBBase + Dh

Size:

8 bits

Type:

Read/Write

Default:

00h

Write

Bit7..0

The Command (Operator) or Data

(Operand) Written to Legacy SB

ESP.

Read

Bit 7

Legacy SB ESP is Available For

Next Command / Data

Legacy SB ESP is Busy

Bit 6..0

Reserved

After the command / data has been written to the ESP Com-

mand / DATA port, bit 7 of this status register will be set to 1

(busy). After ESP has processed the written command / data

and waiting for the next one, bit 7 of this status register will

be reset to 0 (not busy). Any acknowledge byte must be

readback before any new command is issued. ESP will be

set busy after this port has ever been written and will be set

not busy if the command/status has been read four times.

3.4.2.10 SBR9 (Legacy Sound Blaster ESP Data Ready

/ IRQ Acknowledge Port 1)

Address: AudioBase + 1Eh or SBBase + Eh

Size:

1 bit

Type:

Read Only

Default:

00h

Bit 7

Data is not available on SBR7

Data is available on SBR7

Bit 6..0

Reserved

Reading this register will clear the interrupt generated by the

ESP for NON-BX type legacy SB DMA command. After

SBR7 has been read, bit 7 of this register will reset to 0 (no

data) until the next read data is available and set bit 7 of this

3.4.2.11 SBR10 (Legacy Sound Blaster ESP Data Ready

/ IRQ Acknowledge Port 2)

Address: AudioBase + 1Fh or SBBase + Fh

Size:

1 bit

Type:

Read Only

Default:

00h

Bit 7

Data is not available on SBR7.

Data is available on SBR7.

Bit 6..0

Reserved

Reading this register will clear the interrupt generated by the

ESP for BX type legacy SB DMA command. After SBR7 has

been read, bit 7 of this register will reset to 0 (no data). If the

next read data is available at SBR7, bit 7 of this register will

again be set to 1.

3.4.3 Legacy MPU-401 Register

These 4-byte registers can be accessed on Audio Base (I/O

or MEM), or MPU401 Base.

3.4.3.1 MPUR0 (Legacy MPU-401 Data Port / IRQ

Acknowledge Port)

Address: AudioBase + 20h or MPU401Base + 0h

Size:

8 bits

Type:

Read/Write

Default:

FEh

Read

Bit 7..0

MPU-401 Acknowledge Byte or

External MIDI Input Data in MIDI-IN

FIFO;

Write

Bit 7..0

MIDI Output Data

When internal loopback mode is enabled, reading this port

will not update the MIDI-IN FIFO read counter.

3.4.3.2 MPUR1 (Legacy MPU-401 Command / Status

Port)

Address: AudioBase + 21h or MPU401Base + 1h

Size:

8 bits

Type:

Read/Write

Default:

80h

Read MPU-401 Status

LM4560 数据表(PDF) 16 Page - National Semiconductor (TI)

LM4560 数据表(HTML) 16 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

LM4560 数据表(PDF) 16 Page - National Semiconductor (TI)

LM4560 数据表(HTML) 16 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载