LM4560 datasheet(17/54 Pages) NSC

17 / 54 page

3.0 Register Description (Continued)

Bit 7

Ack. Byte is available or External

MIDI Input Data is Available in

MDI-IN FIFO;

NO Acknowledfe Byte or External

MIDI Input Data;

Bit 6

Ready for MIDI Data Output or New

MIDI Command

MIDI-OUT FIFO is Full

Bit 5

MIDI-IN FIFO is not Full

MIDI-IN FIFO is Full

Bit 4

MPU401 engine is at PASS-THRU

mode

MPU401 engine is at UART mode

Bit 3..0

RESERVED

Write MPU-401 Command

Bit 7..0

Command to MPU-401 MIDI

Controller;

3.4.3.3 MPUR2 (MPU-401 Operation Control / Status

Address: AudioBase + 22h or MPU401Base + 2h

Size:

8 bits

Type:

Bit 7..3 Read/Write

Bit 2.00 Read Only

Default:

10h

Read MPU-401 MIDI Engine Current Status

Bit 7

MIDI-IN FIFO Source From External

MIDI-IN Pad;

MIDI-IN FIFO Source From

MIDI-OUT FIFO;

Bit 6

External MIDI-OUT Pad Source From

MIDI-OUT FIFO;

External MIDI-OUT Pad Source From

External MIDI-IN Pad;

Bit 5

Regular MIDI Clock is being used;

Fast MIDI Clock (12.288 MHz) is

being used;

Bit 4

MPUR0 Disconnect From MIDI-OUT

FIFO;

Connect MPUR0 to MIDI-OUT FIFO;

Bit 3

Interrupt will be generated When

MIDI-IN FIFO is not Empty;

Interrupt will not be generated When

MIDI-IN FIFO is not Empty;

Bit 2

MPU401 Midi-out buffer full flag is

not masked at loop back mode;

MPU401 Midi-out buffer full flag is

masked at loop back mode;

Bit 1

MIDI-OUT FIFO is Empty;

MIDI-OUT FIFO is Not Empty;

Bit 0

MIDI-IN FIFO is Empty;

MIDI-IN FIFO is not Empty

Write MPU-401 MIDI Engine Operation Control

Bit 7

MIDI-IN FIFO Source From External

MIDI-IN Pad;

MIDI-IN FIFO Source From

MIDI-OUT FIFO;

Bit 6

External MIDI-OUT Pad Source From

MIDI-OUT FIFO;

External MIDI-OUT Pad Source From

External MIDI-IN Pad;

Bit 5

Regular MPU401 MIDI Clock is being

used;

Fast MPU401 MIDI Clock (12.288

MHz) is being used;

Bit 4

Disconnect MPUR0 From MIDI-OUT

FIFO When at Pass-Thru Mode;

Connect MPUR0 to MIDI-OUT FIFO

When at Pass-Thru Mode;

Bit 3

Genarate Interrupt When MIDI-IN

FIFO is not Empty;

Do Not Generate Interrupt When

MIDI-IN FIFO is not Empty;

Bit 2

External MIDI-OUT Source from

Internal MIDI-OUT

Force External MIDI-OUT Output

Pad to Stay at High Level

Bit 1..0

RESERVED

3.4.3.4 MPUR3 (MPU-401 MIDI-IN FIFO Access Port)

Address: AudioBase + 23h or MPU401Base + 3h

Size:

8 bits

Type:

Read Only

Default:

00h

Read

Bit 7..0

MIDI Data Serialized In MIDI-IN FIFO

3.4.3.5 Implementation Note:

After power up reset, MPU-401 MIDI engine is at pass-

through mode. MPU-401 MIDI engine will only execute the

following two commands when at pass-through mode.

Command Code: 3Fh

Function:

Enter_UART Mode from Pass-Through

Mode

Behavior:

Return acknowledge byte (0FEh) in

MPUR0, generate an interrupt if switch to

UART

mode

successfully.

Reading

MPUR0 will clear this interrupt.

Command Code: FFh

Function:

MIDI Reset

Behavior:

Return acknowledge byte (0FEh) in

MPUR0, generate an interrupt and stay

in Pass-Through mode. Reading MPUR0

will clear this interrupt.

MPU-401 MIDI engine will only execute the following com-

mand when at UART mode.

Command Code: FFh

Function:

Enter Pass-Through Mode from UART

Mode

Behavior:

Flush MIDI-IN FIFO, go to Pass-Through

Mode;

LM4560 数据表(PDF) 17 Page - National Semiconductor (TI)

LM4560 数据表(HTML) 17 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

LM4560 数据表(PDF) 17 Page - National Semiconductor (TI)

LM4560 数据表(HTML) 17 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载