L6717ATR datasheet(13/57 Pages) STMICROELECTRONICS

13 / 57 page

DocID024465 Rev 1

13/57

L6717A

Pins description and connection diagrams

SDA / OVP

SDA - power manager I

data.

When power manager

C is enabled, this is the data connection.

See

Section 6 for details.

OVP - over voltage setting.

When power manager

C is disabled (VID4 / I2CDIS to 3.3V) this pin sources a

constant 10

μA current. By connecting a resistor R

OVP

to GND, the OV threshold for

both Sections is defined.

See

Section 8.1 for details.

SCL / OS

SCL - power manager I2C clock.

When power manager I

C is enabled, this is the clock connection.

See

Section 6 for details.

OS - CORE section offset.

When power manager

C is disabled (VID4 / I2CDIS to 3.3V) this pin is internally set

to 1.24V(2.0V): connecting a R

resistor to GND (3.3V) allows setting a current that

is mirrored into FB pin in order to program a positive (negative) offset according to the

selected R

. Short to GND to disable the function. See

Section 7.4 for details.

27, 28

PWM4,

PWM3

PWM output for external drivers.

Connect to external drivers PWM inputs. The device is able to manage HiZ status by

setting the pins floating.

By shorting to GND PWM4 or PWM3 and PWM4, it is possible to program the CORE

section to work at 3 or 2 phase respectively.

See

Section 5.4.4 for details about HiZ management.

VID5 /

ADDR

Voltage identification pin -

C address pin.

Internally pulled-low by 10

μA, it programs the output voltage in PVI mode. In SVI

mode, the pin is monitored on the EN pin rising-edge to modify the

C address. See

Section 5 for details.

VID4 /

I2CDIS

Voltage identification pin -

C disable pin.

Internally pulled-low by 10

μA, it programs the output voltage in PVI mode. In SVI

mode, the pin is monitored on the EN pin rising-edge to enable/disable the

C. See

Section 5 for details.

VID3 / SVC

Voltage IDentification Pin - SVI Clock Pin.

Internally pulled-low by 10

μA, it programs the output voltage in both SVI and PVI

modes. In SVI mode, the 10

μA pull down is disabled. See Section 5 for details.

VID2 / SVD

Voltage identification pins - SVI data pin.

Internally pulled-low by 10

μA, it programs the output voltage in both SVI and PVI

modes. In SVI mode, the 10

μA pull down is disabled. See Section 5 for details.

VID1 /

CORETYPE

Voltage identification pin.

Internally pulled-low by 10

μA, it programs the output voltage in PVI mode. The pin is

monitored on the EN pin rising-edge to define the operative mode of the controller

(SVI or PVI). See

Section 5 for details.

VID0 / VFIX

Voltage identification pin.

Internally pulled-low by 10

μA, it programs the output voltage in PVI mode. If the pin is

pulled to 3.3V, the device enters V_FIX mode and SVI commands are ignored.

See

Section 5 for details.

Table 2. Pin description (continued)

Pin#

Name

Function

L6717ATR 数据表(PDF) 13 Page - STMicroelectronics

L6717ATR 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载

链接网址

L6717ATR 数据表(PDF) 13 Page - STMicroelectronics

L6717ATR 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表 下载

链接网址

数据表下载