数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITEUS5 数据表(PDF) 64 Page - STMicroelectronics

部件名 ST7LITEUS5
功能描述  Interrupt management
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITEUS5 数据表(HTML) 64 Page - STMicroelectronics

Back Button ST7LITEUS5 Datasheet HTML 60Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 61Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 62Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 63Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 64Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 65Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 66Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 67Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 136 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
I/O ports
ST7LITEUS2, ST7LITEUS5
64/136
9.6
I/O port implementation
The hardware implementation on each I/O port depends on the settings in the DDR and OR
registers and specific feature of the I/O port such as ADC Input or true open drain.
Switching these I/O ports from one state to another should be done in a sequence that
prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 29.
Other transitions are potentially risky and should be avoided, since they are likely to present
unwanted side-effects such as spurious interrupt generation.
Figure 29.
Interrupt I/O port state transitions
The I/O port register configurations are summarized in Table 22.
After reset, to configure PA3 as a general purpose output, the application has to program
the MUXCR0 and MUXCR1 registers. See Section 6.5: Register description on page 37
Table 22.
Port configuration
Port
Pin name
Input (DDR=0)
Output (DDR=1)
OR = 0
OR = 1
OR = 0
OR = 1
Port A
PA0:2,
PA4:5
floating
pull-up interrupt
open drain
push-pull
PA3
-
-
open drain
push-pull
Table 23.
I/O port register map and reset values
Address
(Hex.)
Register
label
76543
210
0000h
PADR
Reset
value
MSB
00000
00
LSB
0
0001h
PADDR
Reset
value
MSB
00001
00
LSB
0
0002h
PAOR
Reset
value
MSB
00000
01
LSB
0
01
floating/pull-up
interrupt
INPUT
00
floating
(reset state)
INPUT
10
open-drain
OUTPUT
11
push-pull
OUTPUT
XX
= DDR, OR
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com