数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITEUS5 数据表(PDF) 73 Page - STMicroelectronics

部件名 ST7LITEUS5
功能描述  Interrupt management
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITEUS5 数据表(HTML) 73 Page - STMicroelectronics

Back Button ST7LITEUS5 Datasheet HTML 69Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 70Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 71Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 72Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 73Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 74Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 75Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 76Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 136 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
ST7LITEUS2, ST7LITEUS5
On-chip peripherals
73/136
Figure 35.
PWM signal example
Output compare mode
To use this function, the OE bit must be 0, otherwise the compare is done with the shadow
register instead of the DCRx register. Software must then write a 12-bit value in the DCR0H
and DCR0L registers. This value will be loaded immediately (without waiting for an OVF
event).
The DCR0H must be written first, the output compare function starts only when the DCR0L
value is written.
When the 12-bit upcounter (CNTR) reaches the value stored in the DCR0H and DCR0L
registers, the CMPF0 bit in the PWM0CSR register is set and an interrupt request is
generated if the CMPIE bit is set.
Note:
The output compare function is only available for DCRx values other than 0 (reset value).
Caution:
At each OVF event, the DCRx value is written in a shadow register, even if the DCR0L value
has not yet been written (in this case, the shadow register will contain the new DCR0H value
and the old DCR0L value), then:
If OE=1 (PWM mode): the compare is done between the timer counter and the
shadow register (and not DCRx)
If OE=0 (OCMP mode): the compare is done between the timer counter and
DCRx. There is no PWM signal.
The compare between DCRx or the shadow register and the timer counter is
locked until DCR0L is written.
10.2.4
Low power modes
COUNTER
t
FFDh
FFEh
FFFh
FFDh
FFEh
FFFh
FFDh
FFEh
DCR0=FFEh
ATR= FFDh
fCOUNTER
Table 27.
Description of low power modes
Mode
Description
Slow
The input frequency is divided by 32
Wait
No effect on AT timer
Active-halt
AT timer halted except if CK0=1, CK1=0 and OVFIE=1
Halt
AT timer halted
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com