 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST7LITEUS5 数据表(PDF) 83 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITEUS5 数据表(HTML) 83 Page - STMicroelectronics |
|
|
83 / 136 page  Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) ST7LITEUS2, ST7LITEUS5 On-chip peripherals 83/136 ADC data register high (ADCDRH) Reset value: 0000 0000 (00h) ADC control/data register Low (ADCDRL) Reset value: 0000 0000 (00h) 7 0 D9 D8 D7 D6 D5 D4 D3 D2 Read only Bits 7:0 D[9:2] MSB of Analog Converted value 7 0 0000 SLOW 0 D1 D0 Read/write Bits 7:4 Reserved. Forced by hardware to 0. Bit 3 SLOW Slow mode This bit is set and cleared by software. It is used together with the SPEED bit to configure the ADC clock speed as shown on the table below (see Table 33: Configuring the ADC clock speed). Bit 2 Reserved. Forced by hardware to 0. Bits 1:0 D[1:0] LSB of Analog Converted value Table 33. Configuring the ADC clock speed fADC SLOW SPEED fCPU/2 0 0 fCPU 01 fCPU/4 1 x Table 34. ADC register map and reset values Address (Hex.) Register label 76 543 21 0 0034h ADCCSR Reset value EOC 0 SPEED 0 ADON 0 0 0 0 0 CH2 0 CH1 0 CH0 0 0035h ADCDRH Reset value D9 0 D8 0 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 0036h ADCDRL Reset value 0 0 0 0 0 0 0 0 SLOW 0 0 0 D1 0 D0 0 Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
