数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITEUS5 数据表(PDF) 70 Page - STMicroelectronics

部件名 ST7LITEUS5
功能描述  Interrupt management
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITEUS5 数据表(HTML) 70 Page - STMicroelectronics

Back Button ST7LITEUS5 Datasheet HTML 66Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 67Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 68Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 69Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 70Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 71Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 72Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 73Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 74Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 136 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7LITEUS2, ST7LITEUS5
70/136
Lite Timer Input Capture register (LTICR)
Reset value: 0000 0000 (00h)
Bit 2 WDGRF Force Reset/ Reset Status Flag
This bit is used in two ways: it is set by software to force a watchdog reset. It is set
by hardware when a watchdog reset occurs and cleared by hardware or by
software. It is cleared by hardware only when an LVD reset occurs. It can be cleared
by software after a read access to the LTCSR register.
0: No watchdog reset occurred.
1: Force a watchdog reset (write), or, a watchdog reset occurred (read).
Bit 1 WDGE Watchdog Enable
This bit is set and cleared by software.
0: Watchdog disabled
1: Watchdog enabled
Bit 0 WDGD Watchdog Reset Delay
This bit is set by software. It is cleared by hardware at the end of each tWDG period.
0: Watchdog reset not delayed
1: Watchdog reset delayed
7
0
ICR7
ICR6
ICR5
ICR4
ICR3
ICR2
ICR1
ICR0
Read only
Bit 7:0 ICR[7:0] Input capture value
These bits are read by software and cleared by hardware after a reset. If the ICF bit
in the LTCSR is cleared, the value of the 8-bit up-counter will be captured when a
rising or falling edge occurs on the LTIC pin.
Table 26.
Lite timer register map and reset values
Address
(Hex.)
Register label
7
65
43
2
1
0
0B
LTCSR
Reset value
ICIE
0
ICF
0
TB
0
TBIE
0
TBF
0
WDGRF
x
WDGE
0
WDGD
0
0C
LTICR
Reset value
ICR7
0
ICR6
0
ICR5
0
ICR4
0
ICR3
0
ICR2
0
ICR1
0
ICR0
0
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com