 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST7LITEUS5 数据表(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITEUS5 数据表(HTML) 37 Page - STMicroelectronics |
|
|
37 / 136 page  Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) ST7LITEUS2, ST7LITEUS5 Supply, reset and clock management 37/136 6.4.5 Internal watchdog reset The reset sequence generated by a internal watchdog counter overflow is shown in Figure 13. Starting from the watchdog counter underflow, the device RESET pin acts as an output that is pulled low during at least tw(RSTL)out. Figure 13. Reset sequences 6.5 Register description 6.5.1 Multiplexed I/O Reset Control register 1 (MUXCR1) Reset value: 0000 0000 (00h) 6.5.2 Multiplexed I/O Reset Control register 0 (MUXCR0) Reset value: 0000 0000 (00h) VDD Run RESET PIN EXTERNAL WATCHDOG ACTIVE PHASE VIT+(LVD) VIT-(LVD) th(RSTL)in Run WATCHDOG UNDERFLOW tw(RSTL)out Run Run RESET RESET SOURCE EXTERNAL RESET LVD RESET WATCHDOG RESET INTERNAL RESET (64 TCPU) VECTOR FETCH ACTIVE PHASE ACTIVE PHASE 7 0 MIR15 MIR14 MIR13 MIR12 MIR11 MIR10 MIR9 MIR8 Read / Write once 7 0 MIR7 MIR6 MIR5 MIR4 MIR3 MIR2 MIR1 MIR0 Read / Write once Bits 15:0 MIR[15:0] Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
