AD9925BBCZRL datasheet(27/96 Pages) AD

27 / 96 page

AD9925

Rev. A | Page 27 of 96

Vertical Sequences (VSEQ)

The vertical sequences are created by selecting one of the 10 ver-

cal pattern groups and adding repeats, the start position, and

horizontal clamping and blanking information. Up to 10 verti-

cal sequences may be programmed, each using the registers

shown in Table 14. Figure 36 shows how the different registers

are used to generate each vertical sequence.

The VPATSEL register selects which vertical pattern group will

be used in a given vertical sequence. The basic vertical pattern

group can have repetitions added for high speed line shifts or

line binning by using the VPATREPO and VPATREPE registers.

Generally, the same number of repetitions is programmed into

both registers, but if a different number of repetitions is re-

quired on odd and even lines, separate values may be used for

each register (see the Generating Line Alternation for Vertical

Sequence and HBLK section). The VPATSTART register speci-

fies the pixel location where the vertical pattern group will start.

The VMASK register is used in conjunction with the FREEZE/

RESUME registers to enable optional masking of the vertical

outputs. Either or both of the FREEZE1/RESUME1 and

FREEZE2/RESUME2 registers can be enabled using the

VMASK register.

(in pixels) is programmable using the HDLEN

registers. Each vertical sequence can have a different line length

to accommodate the various image readout techniques. The

maximum number of pixels per line is 8192. Note that the 13th bit

(MSB) of the line length is located in a separate register. Also

note that the last line of the field is separately programmable

using the HDLAST register, located in the field register section.

Additional vertical sequences are provided in Register Bank 3

for the XV7 and XV8 outputs. This allows the AD9925 to re-

main backward-compatible with the AD9995 register settings

while still providing additional flexibility with XV7 and XV8 for

new CCDs.

As described in the Hold Area Using FREEZE/RESUME Regis-

ters section, the hold registers in Bank 3 are used to specify a

hold area instead of vertical masking. The FREEZE/RESUME

registers are used to define the hold area. The XV78HOLDEN

registers are used to specify whether XV7 and XV8 will use the

hold area or not.

Table 14. Vertical Sequence Registers (See Table 10 and Table 11 for the HBLK, CLPOB, and PBLK registers)

Length

Range

Description

The line length

VPATSEL

4 b

0 to 9 Vertical Pattern Group No.

Selected Vertical Pattern Group for Each Vertical Sequence.

VMASK

2 b

0 to 3 Mask Mode

Enables the Masking of V1 to V6 Outputs at the Locations Specified by the

FREEZE/RESUME Registers.

0 = No Mask.

1 = Enable Freeze1/Resume1.

2 = Enable Freeze2/Resume2.

3 = Enable Both 1 and 2.

VPATREPO

12 b

0 to 4095 Number of Repeats

Number of Repetitions for the Vertical Pattern Group for Odd Lines. If no

odd/even alternation is required, set equal to VPATREPE.

VPATREPE

12 b

0 to 4095 Number of Repeats

Number of Repetitions for the Vertical Pattern Group for Even Lines. If no

odd/even alternation is required, set equal to VPATREPO.

VPATSTART

12 b

0 to 4095 Pixel Location

Start Position for the Selected Vertical Pattern Group.

HDLEN

13 b

0 to 8191 Number of Pixels

HD Line Length for Lines in Each Vertical Sequence. Note that 13th bit (MSB)

of the line length is located in a separate register to maintain compatibility

with AD9995.

HOLD1

1 b

High/Low

Enable Hold Area Instead of Vertical Masking, Using FREEZE/RESUME

Registers.

XV78HOLDEN1

1 b

High/Low

Enable XV7 and XV8 to Use Hold Area.

0 = Disable.

1 = Enable.

1Located in Bank 3, vertical sequence registers for XV7 and XV8.

AD9925BBCZRL 数据表(PDF) 27 Page - Analog Devices

AD9925BBCZRL 数据表(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载

链接网址

AD9925BBCZRL 数据表(PDF) 27 Page - Analog Devices

AD9925BBCZRL 数据表(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表 下载

链接网址

数据表下载