 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADP5014ACPZ-R7 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5014ACPZ-R7 数据表(HTML) 4 Page - Analog Devices |
|
|
4 / 34 page  ADP5014 Data Sheet Rev. A | Page 4 of 34 SPECIFICATIONS VIN = 5 V, TJ = −40°C to +125°C for minimum and maximum specifications, and TA = 25°C for typical specifications, unless otherwise noted. Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments INPUT SUPPLY VOLTAGE RANGE VIN 2.75 6.0 V AVIN, PVIN1, PVIN2, PVIN3, PVIN4 pins QUIESCENT CURRENT AVIN, PVIN1, PVIN2, PVIN3, PVIN4 pins Operating Quiescent Current IQ 5.4 7.0 mA No switching, all ENx pins high Shutdown Current ISHDN 47 85 µA All ENx pins low UNDERVOLTAGE LOCKOUT UVLO AVIN, PVIN1, PVIN2, PVIN3, PVIN4 pins Threshold, Rising VUVLO-RISING 2.65 2.75 V Threshold, Falling VUVLO-FALLING 2.30 2.40 V Hysteresis VHYS 0.25 V REFERENCE Output Voltage VREF 2.0 V Accuracy −1.0 +1.0 % Maximum Load 1 mA OSCILLATOR CIRCUIT Switching Frequency Range 500 2500 kHz Switching Frequency fSW 1000 1200 1400 kHz RRT = 82.5 kΩ Sync Input Input Clock Range fSYNC 500 2500 kHz Input Clock Pulse Width Minimum On Time tSYNC_MIN_ON 100 ns Minimum Off Time tSYNC_MIN_OFF 100 ns Input Clock High Voltage VH(SYNC) 1.3 V Input Clock Low Voltage VL(SYNC) 0.4 V Sync Output Clock Frequency fCLK fSW kHz Positive Pulse Duty Cycle tCLK_PULSE_DUTY 50 % Rise or Fall Time tCLK_RISE_FALL 10 ns High Level Voltage VH(SYNC_OUT) VAVIN V PRECISION ENABLING EN1, EN2, EN3, EN4 pins High Level Threshold VTH_H(EN) 0.6 0.65 V Low Level Threshold VTH_L(EN) 0.52 0.57 V Source Current ITH_L(EN) 4 µA Below the falling threshold DELAY TIMER Programmable Delay Timer Range tDELAY 6 48 ms Delay Timer tDELAY 6 ms Timer ×1 option 48 ms Timer ×8 option POWER GOOD Internal Power-Good Rising Threshold VPWRGD(RISE) 87 90 93 % Internal Power-Good Hysteresis VPWRGD(HYS) 3 % Internal Power-Good Falling Delay tPWRGD_FALL 50 µs Rising Delay for PWRGD Pin tPWRGD_PIN_RISE 2 ms Timer ×1 option 16 ms Timer ×8 option Leakage Current for PWRGD Pin IPWRGD_LEAKAGE 0.1 1 µA Output Low Voltage for PWRGD Pin VPWRGD_LOW 70 150 mV IPWRGD = 1 mA |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
