AM486DX2 datasheet(30/67 Pages) AMD

30 / 67 page

Am5X86 Microprocessor

AMD

PRELIMINARY

Step 7 One clock cycle later BOFF is deasserted. The

write-back access starts one clock cycle later

because the BOFF has cleared the bus pipe-

line.

Step 8 AHOLD is deasserted. In the next clock cycle

the address for the write-back is driven on the

address bus.

Step 9 One cycle after BOFF is deasserted, the cache

immediately starts writing back the modified

line. This is indicated by ADS = 0 and W/R = 1.

Step 10 The write-back access is finished when BLAST

and BRDY go active 0.

Step 11 The BIU restarts the aborted cache line fill with

the previous read. This is indicated by ADS = 0

and W/R = 0.

Step 12 In the same clock cycle, the snooping cache

drives HITM back to 1.

Step 13 The previous read is now reread.

4.8.7

Special Scenarios for AHOLD Snooping

In addition to the previously described scenarios, there

are special scenarios regarding the time of the EADS

and AHOLD assertion. The final result depends on the

time EADS and AHOLD are asserted relative to other

processor-initiated operations.

4.8.7.1

Write Cycle Reordering due to Buffering

Scenario: The MESI cache protocol and the ability to

perform and respond to snoop cycles guarantee that

writes to the cache are logically equivalent to writes to

memory. In particular, the order of read and write oper-

ations on cached data is the same as if the operations

were on data in memory. Even non-cached memory

read and write requests usually occur on the external

bus in the same order that they were issued in the pro-

gram. For example, when a write miss is followed by a

read miss, the write data goes on the bus before the

read request is put on the bus. However, the posting of

writes in write buffers coupled with snooping cycles may

cause the order of writes seen on the external bus to

differ from the order they appear in the program. Con-

sider the following example, which is illustrated in Figure

14. For simplicity, snooping signals that behave in their

usual manner are not shown.

Step 1 AHOLD is asserted. No further processor-initi-

ated accesses to the external bus can be start-

ed. No other access is in progress.

Step 2 The processor writes data A to the cache, re-

sulting in a write miss. Therefore, the data is put

into the write buffers, assuming they are not full.

No external access can be started because

AHOLD is still 1.

BOFF

Data

HITM

EADS

INV

AHOLD

BRDY

BLAST

ADS

W/R

M/IO

ADR

CLK

W1 to CPU

don’t care

W1 from CPU

Figure 13. Cycle Reordering with BOFF (Write-Back)

Note:

The circled numbers in this figure represent the steps in section 4.8.6.

R2 from CPU

CACHE

R1 from CPU

AM486DX2 数据表(PDF) 30 Page - Advanced Micro Devices

AM486DX2 数据表(HTML) 30 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载