数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

C5C5EDELTA-RM/D 数据表(PDF) 35 Page - NXP Semiconductors

部件名 C5C5EDELTA-RM/D
功能描述  C-3e Network Processor Silicon Revision A1
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 35 Page - NXP Semiconductors

Back Button C5C5EDELTA-RM/D Datasheet HTML 31Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 32Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 33Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 34Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 35Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 36Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 37Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 38Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 114 page
background image
Pin Descriptions Grouped by Function
35
03
10/100 Ethernet (RMII) Configuration
Table 9 describes the 10/100BASE-T Ethernet Reduced Media Independent Interface
(RMII) signals. For each CP (0-15), you can implement one 10/100 Ethernet interface.
Table 9 10/100 Ethernet Signals
SIGNAL NAME*
PIN #
TOTAL
TYPE
I/O
LABEL
SIGNAL DESCRIPTION
CPn_0
Table 7
1
LVTTL
O
PD
REF_CLK
Transmit and Receive Clock (50MHz)
CPn_1
Table 7
1
LVTTL
I
PU
CRS_DV
Carrier Sense (CRS)/ Receive Data Valid (RX_DV). CRS indicates that
traffic is on the link, and is asserted if the signal is a 1 or an
alternating 1010... RX_DV indicates that a receive frame is in
progress and the data present on the RXD pins is valid. It is
asserted if this signal is a 1 for more than one cycle.
CPn_2
Table 7
1
LVTTL
OPD
TXD(0)
Transmit Data 0 (first on wire)
CPn_3
Table 7
1
LVTTL
O
PU
TXD(1)
Transmit Data 1 (second on wire)
CPn_4
Table 7
1
LVTTL
I
PD
RXD(0)
Receive Data 0 (first on wire)
CPn_5
Table 7
1
LVTTL
I
PU
RXD(1)
Receive Data 1 (second on wire)
CPn_6
Table 7
1
LVTTL
O
PU
TX_EN
Transmit Enable. When asserted, the data on TXD is encoded and
transmitted on the twisted pair cable.
TOTAL PINS
7
* n can be from 0 to 7. See Table 7.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com