数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

C5C5EDELTA-RM/D 数据表(PDF) 45 Page - NXP Semiconductors

部件名 C5C5EDELTA-RM/D
功能描述  C-3e Network Processor Silicon Revision A1
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 45 Page - NXP Semiconductors

Back Button C5C5EDELTA-RM/D Datasheet HTML 41Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 42Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 43Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 44Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 45Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 46Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 47Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 48Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 114 page
background image
Pin Descriptions Grouped by Function
45
03
PROM Interface Signals
The PROM interface is a low speed I/O port that allows the C-3e NP to communicate
through external logic to PROM. The PROM clock is 1/
2 to
1/
16 the core clock rate.The
maximum PROM size addressable is 4MBytes, and must use a “by 16” part. The PROM
signals are listed in Table 17.
Figure 5 shows the connections between the PROM Interface and external board logic.
The application is required to provide an external shift register with parallel-in and
parallel-out capabilities, and a parallel load register. Both devices should be
positive-edge-triggered and perform a parallel load whenever SPLD is asserted. When
SPLD is deasserted the shift register shifts.
Table 17 PROM Interface Signals
SIGNAL
NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
SPDO
Y5
1
LVTTL
O
Serial Data Out
SPDI
Y6
1
LVTTL
I
PD
Serial Data In
SPLD
Y7
1
LVTTL
O
When load is asserted on a positive clock
edge, the external logic performs a parallel
load. On each positive clock edge when
load is de-asserted, the shift registers shift.
When the PROM interface is idle:
• if SPLD is asserted HI it indicates low
speed serial protocol,
• if asserted LOW it indicates MDIO serial
protocol.
SPCK
Y8
1
LVTTL
O
Clock
TOTAL PINS
4
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com