STM32H7B3AI datasheet(12/238 Pages) STMICROELECTRONICS

12 / 238 page

Functional overview

3.1

Arm® Cortex®-M7 with FPU

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm processors

for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU

implementation, with a reduced pin count and optimized power consumption, while delivering outstanding

computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

•

Six-stage dual-issue pipeline

•

Dynamic branch prediction

•

Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)

•

64-bit AXI4 interface

•

64-bit ITCM interface

•

2x32-bit DTCM interfaces

The following memory interfaces are supported:

•

Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency

•

Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses

•

AXI Bus interface to optimize Burst transfers

•

Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm

execution.

It also supports single and double precision FPU (floating point unit) speeds up software development by using

metalanguage development tools, while avoiding saturation.

Refer to Figure 1. STM32H7B3xI block diagram for the general block diagram of the STM32H7B3xI family.

Note:

Cortex®-M7 with FPU core is binary compatible with the Cortex®-M4 core.

3.2

Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources.

It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program

to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or

read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16

protected regions that can in turn be divided into up to 8 independent subregions, where region address, size, and

attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory.

When an unauthorized access is performed, a memory management exception is generated.

3.3

Memories

3.3.1

Embedded flash memory

The STM32H7B3xI devices embed up to 2 Mbytes of flash memory that can be used for storing programs and

data.

The flash memory is organized as 137-bit flash words memory that can be used for storing both code and data

constants. Each word consists of:

•

One flash word (4 words, 16 bytes or 128 bits)

•

9 ECC bits.

STM32H7B3xI

Functional overview

DS13139 - Rev 8

page 12/238

STM32H7B3AI 数据表(PDF) 12 Page - STMicroelectronics

STM32H7B3AI 数据表(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载