数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE49M 数据表(PDF) 119 Page - STMicroelectronics

部件名 ST7LITE49M
功能描述  8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE49M 数据表(HTML) 119 Page - STMicroelectronics

Back Button ST7LITE49M Datasheet HTML 115Page - STMicroelectronics ST7LITE49M Datasheet HTML 116Page - STMicroelectronics ST7LITE49M Datasheet HTML 117Page - STMicroelectronics ST7LITE49M Datasheet HTML 118Page - STMicroelectronics ST7LITE49M Datasheet HTML 119Page - STMicroelectronics ST7LITE49M Datasheet HTML 120Page - STMicroelectronics ST7LITE49M Datasheet HTML 121Page - STMicroelectronics ST7LITE49M Datasheet HTML 122Page - STMicroelectronics ST7LITE49M Datasheet HTML 123Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 188 page
background image
ST7LITE49M
On-chip peripherals
119/188
subsequent EV4 is not seen.
6.
EV4: EVF=1, STOPF=1, cleared by reading SR2 register.
7.
EV5: EVF=1, SB=1, cleared by reading SR1 register followed by writing DR register.
8.
EV6: EVF=1, cleared by reading SR1 register followed by writing CR register (for example PE=1).
9.
EV7: EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.
10. EV8: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.
11. EV9: EVF=1, ADD10=1, cleared by reading SR1 register followed by writing DR register.
11.4.5
Low power modes
11.4.6
Interrupts
Figure 58.
Event flags and interrupt generation
Table 49.
Effect of low power modes on the I2C interface
Mode
Description
Wait
No effect on I2C interface.
I2C interrupts cause the device to exit from Wait mode.
Halt
I2C registers are frozen.
In Halt mode, the I2C interface is inactive and does not acknowledge data on the bus. The
I2C interface resumes operation when the MCU is woken up by an interrupt with “exit from
Halt mode” capability.
Table 50.
Description of interrupt events
Interrupt Event(1)
1.
The I2C interrupt events are connected to the same interrupt vector (see Interrupts chapter).
They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is
reset (RIM instruction).
Event
Flag
Enable
Control
Bit
Exit
from
Wait
Exit
from
Halt
10-bit Address Sent Event (Master mode)
ADD10
ITE
Yes
No
End of byte Transfer Event
BTF
Yes
No
Address Matched Event (Slave mode)
ADSL
Yes
No
Start Bit Generation Event (Master mode)
SB
Yes
No
Acknowledge Failure Event
AF
Yes
No
Stop Detection Event (Slave mode)
STOPF
Yes
No
Arbitration Lost Event (Multimaster configuration)
ARLO
Yes
No
Bus Error Event
BERR
Yes
No
BTF
ADSL
SB
AF
STOPF
ARLO
BERR
EVF
INTERRUPT
ITE
*
* EVF can also be set by EV6 or an error from the SR2 register.
ADD10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com