ENC28J60-CSLASHSP datasheet(28/96 Pages) MICROCHIP

28 / 96 page

ENC28J60

DS39662B-page 26

Preliminary

4.2

SPI Instruction Set

The operation of the ENC28J60 depends entirely on

commands given by an external host controller over the

SPI interface. These commands take the form of

instructions, of one or more bytes, which are used to

access the control memory and Ethernet buffer spaces.

At the least, instructions consist of a 3-bit opcode,

followed by a 5-bit argument that specifies either a

instructions are also followed by one or more bytes of

data.

A total of seven instructions are implemented on the

ENC28J60. Table 4-1 shows the command codes for

all operations.

TABLE 4-1:

SPI INSTRUCTION SET FOR THE ENC28J60

Instruction

Name and Mnemonic

Byte 0

Byte 1 and Following

Opcode

Argument

Data

Read Control Register

(RCR)

0aaa

N/A

Read Buffer Memory

(RBM)

1110

N/A

Write Control Register

(WCR)

0aaa

Write Buffer Memory

(WBM)

1110

Bit Field Set

(BFS)

0aaa

Bit Field Clear

(BFC)

1aaa

System Reset Command (Soft Reset)

(SRC)

1111

N/A

Legend: a = control register address, d = data payload.

ENC28J60-C/SP 数据表(PDF) 28 Page - Microchip Technology

ENC28J60-C/SP 数据表(HTML) 28 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载

链接网址

ENC28J60-C/SP 数据表(PDF) 28 Page - Microchip Technology

ENC28J60-C/SP 数据表(HTML) 28 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表 下载

链接网址

数据表下载