数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ENC28J60-C/SP 数据表(PDF) 55 Page - Microchip Technology

部件名 ENC28J60-C/SP
功能描述  Stand-Alone Ethernet Controller with SPI Interface
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

ENC28J60-C/SP 数据表(HTML) 55 Page - Microchip Technology

Back Button ENC28J60-C/SP Datasheet HTML 51Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 52Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 53Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 54Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 55Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 56Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 57Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 58Page - Microchip Technology ENC28J60-C/SP Datasheet HTML 59Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 96 page
background image
© 2006 Microchip Technology Inc.
Preliminary
DS39662B-page 53
ENC28J60
9.0
DUPLEX MODE
CONFIGURATION AND
NEGOTIATION
The ENC28J60 does not support automatic duplex
negotiation. If it is connected to an automatic duplex
negotiation enabled network switch or Ethernet control-
ler, the ENC28J60 will be detected as a half-duplex
device. To communicate in Full-Duplex mode, the
ENC28J60 and the remote node (switch, router or
Ethernet controller) must be manually configured for
full-duplex operation.
9.1
Half-Duplex Operation
The ENC28J60 operates in Half-Duplex mode when
MACON3.FULDPX = 0 and PHCON1.PDPXMD = 0. If
only one of these two bits is set, the ENC28J60 will be
in an indeterminate state and not function correctly.
Since switching between Full and Half-Duplex modes
may result in this indeterminate state, the host control-
ler
should
not
transmit
any
packets
(maintain
ECON1.TXRTS clear) and packet reception should be
disabled (ECON1.RXEN and ESTAT.RXBUSY should
be clear) during this period.
In Half-Duplex mode, only one Ethernet controller may
be transmitting on the physical medium at any time. If
the host controller sets the ECON1.TXRTS bit,
requesting that a packet be transmitted while another
Ethernet
controller
is
already
transmitting,
the
ENC28J60 will delay, waiting for the remote transmitter
to stop. After the transmission stops, the ENC28J60
will attempt to transmit its packet. If another Ethernet
controller starts transmitting at approximately the same
time that the ENC28J60 starts transmitting, the data on
the wire will become corrupt and a collision will occur.
The hardware will handle this condition in one of two
ways:
1.
If the collision occurs before the number of bytes
specified
by
the
“Collision
Window”
in
MACLCON2
were
transmitted,
the
ECON1.TXRTS bit will remain set, a random
exponential back off delay will elapse as defined
by the IEEE 802.3 specification and then a new
attempt to transmit the packet from the begin-
ning will occur. The host controller will not need
to intervene. If the number of retransmission
attempts already matches the “Retransmission
Maximum” (RETMAX) defined in MACLCON1,
the packet will be aborted and ECON1.TXRTS
will be cleared. The host controller will then be
responsible for taking appropriate action. The
host controller will be able to determine that the
packet was aborted instead of being success-
fully transmitted by reading the ESTAT.TXABRT
flag. For more information, see Section 7.1
“Transmitting Packets”. A transmit abort will
cause the transmit error interrupt.
2.
If the collision occurs after the number of bytes
specified
by
the
“Collision
Window”
in
MACLCON2 were transmitted, the packet will be
immediately aborted without any retransmission
attempts.
Ordinarily,
in
802.3
compliant
networks which are properly configured, this late
collision will not occur. User intervention may be
required to correct the issue. This problem may
occur as a result of a full-duplex node attempting
to transmit on the half-duplex medium. Alter-
nately, the ENC28J60 may be attempting to
operate in Half-Duplex mode while it may be
connected to a full-duplex network. Excessively
long cabling and network size may also be a
possible cause of late collisions.
When set in Half-Duplex mode, the Reset default
configuration will loop transmitted packets back to
itself. Unless the receive filter configuration filters these
packets out, they will be written into the circular receive
buffer, just as any other network traffic. To stop this
behavior,
the
host
controller
should
set
the
PHCON2.HDLDIS bit.
9.2
Full-Duplex Operation
The ENC28J60 operates in Full-Duplex mode when
MACON3.FULDPX = 1 and PHCON1.PDPXMD = 1. If
only one of these two bits is clear, the ENC28J60 will
be in an indeterminate state and not function correctly.
Since switching between Full and Half-Duplex modes
may result in this indeterminate state, the host control-
ler
should
not
transmit
any
packets
(maintain
ECON1.TXRTS clear) and packet reception should be
disabled (ECON1.RXEN and ESTAT.RXBUSY should
be clear) during this period.
In Full-Duplex mode, packets will be transmitted
simultaneously while packets may be received. Given
this, it is impossible to cause any collisions when trans-
mitting packets. Several configuration fields, such as
“Retransmission Maximum” (RETMAX) in MACLCON1
and “Collision Window” (COLWIN) in MACLCON2, will
not be used.
When set in Full-Duplex mode, the Reset default
configuration will not loop transmitted packets back to
itself. If loopback is desired for diagnostic purposes, the
PHCON1.PLOOPBK bit should be set by the host
controller. Enabling loopback in Full-Duplex mode will
disable the twisted pair output driver and ignore all
incoming data, thus dropping any link (if established).
All packets received as a result of the loopback config-
uration will be subject to all enabled receive filters, just
as ordinary network traffic would be.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com