MPC8280 datasheet(192/1386 Pages) FREESCALE

192 / 1386 page

System Interface Unit (SIU)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

4-20

Freescale Semiconductor

Table 4-6 describes SCPRR_H fields.

The CPM low interrupt priority register (SCPRR_L), shown in Figure 4-13, defines prioritization of SCCs

and TC layer.

Table 4-6. SCPRR_H Field Descriptions

Bits

Name

Description

0–2

XC1P–XCC1

Priority order. Defines which FCC/MCC asserts its request in the XCC1 priority position. The

user should not program the same FCC/MCC to more than one priority position (1–8). These

bits can be changed dynamically.

000 FCC1 asserts its request in the XCC1 position.

001 FCC2 asserts its request in the XCC1 position.

010 FCC3 asserts its request in the XCC1 position.

011 XCC1 position not active.

100 MCC1 asserts its request in the XCC1 position.1

101 MCC2 asserts its request in the XCC1 position.

110 XCC1 position not active.

111 XCC1 position not active.

1 MPC8280 only.

3–11

XC2P–XC4P

Same as XC1P, but for XCC2–XCC4

12–15

—

Reserved, should be cleared.

16–27

XC5P–XC8P

Same as XC1P, but for XCC5–XCC8

28–31

—

Reserved, should be cleared.

Field

YC1P

YC2P

YC3P

YC4P

—

Reset

000

001

010

011

0000

R/W

Addr

0x10C18

Field

YC5P

YC6P

YC7P

YC8P

—

Reset

100

101

110

111

0000

R/W

Addr

0x10C20

Figure 4-13. CPM Low Interrupt Priority Register (SCPRR_L)

MPC8280 数据表(PDF) 192 Page - Freescale Semiconductor, Inc

MPC8280 数据表(HTML) 192 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载