ADE75 datasheet(41/148 Pages) AD

41 / 148 page

Preliminary Technical Data

ADE75xx/ADE71xx

Rev. PrE | Page 41 of 148

100

Gain = 16

Reserved

CFSIGN_OPT

This bit defines where the CF change of sign, APSIGN or VARSIGN,

detection is implemented.

Filtered power signal

On a per CF pulse basis

2 - 0

PGA1[2:0]

These bits define the current channel input gain

[2:0]

000

Gain = 1

001

Gain = 2

010

Gain = 4

011

Gain = 8

100

Gain = 16

Table 35. CALMODE register (0x3D)

Bit

Location

Bit

Mnemonic

Default

Value

Description

7 – 6

Reserved

These bits should be kept cleared for proper operation

5 - 4

SEL_I_CH[1:0]9

These bits define the current channel used for energy measurements

[1:0]

Current channel automatically selected by the tampering condition

01 Current channel connected to IA

10 Current channel connected to IB

11 Current channel automatically selected by the tampering condition

V_CH_SHORT

Logic one short voltage channel to ground

I_CH_SHORT

Logic one short Current channels to ground

1 - 0

Reserved

Table 36. Interrupt Status Register 1 SFR (MIRQSTL, 0xDC)

Bit

Location

Interrupt Flag

Description

ADEIRQFLAG

This bit is set if any of the ADE status flags that are enabled to generate an ADE interrupt

are set. This bit is automatically cleared when all of the enabled ADE status flags are

cleared.

Reserved

Reserved.

FAULTSIGN1

Logic one indicates that the Fault mode has changed according to the configuration of

the ACCMODE register

VARSIGN10

Logic one indicates that the reactive power sign changed according to the configuration

of ACCMODE register

APSIGN

Logic one indicates that the active power sign changed according to the configuration of

ACCMODE register

VANOLOAD

Logic one indicates that an interrupt was caused by apparent power no-load detected.

This interrupt is also used to reflect the part entering the IRMS No load mode.

RNOLOAD2

Logic one indicates that an interrupt was caused by reactive power no-load detected.

APNOLOAD

Logic one indicates that an interrupt was caused by active power no-load detected.

Table 37. Interrupt Status Register 2 SFR (MIRQSTM, 0xDD)

Bit

Location

Interrupt Flag

Description

9 This function is not available in ADE7566 and ADE7569 products.

10 This function is not available in ADE7566 and ADE7166 products.

ADE75 数据表(PDF) 41 Page - Analog Devices

ADE75 数据表(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE75 数据表(PDF) 41 Page - Analog Devices

ADE75 数据表(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载