ADE75 datasheet(45/148 Pages) AD

45 / 148 page

Preliminary Technical Data

ADE75xx/ADE71xx

Rev. PrE | Page 45 of 148

corner frequency of 10 kHz produces an attenuation of

approximately 40 dB at 819.2 kHz — see Figure 20. The 20 dB

per decade attenuation is usually sufficient to eliminate the

effects of aliasing for conventional current sensors. However, for

a di/dt sensor such as a Rogowski coil, the sensor has a 20 dB

per decade gain. This neutralizes the –20 dB per decade

attenuation produced by one simple LPF. Therefore, when using

a di/dt sensor, care should be taken to offset the 20 dB per

decade gain. One simple approach is to cascade two RC filters to

produce the –40 dB per decade attenuation needed.

SAMPLING

FREQUENCY

IMAGE

FREQUENCIES

ALIASING EFFECTS

409.6

819.2

FREQUENCY (kHz)

Figure 20. ADC and Signal Processing in current channel Outline Dimensions

ADC Transfer Function

Both ADCs in the ADE75xx/ADE71xx are designed to produce

the same output code for the same input signal level. With a

full-scale signal on the input of 0.5 V and an internal reference

of 1.2 V, the ADC output code is nominally 2,684,354 or

28F5C2h. The maximum code from the ADC is ±4,194,304; this

is equivalent to an input signal level of ±0.794 V. However, for

specified performance, it is recommended that the full-scale

input signal level of 0.5 V not be exceeded.

Current Channel ADC

Figure 21 shows the ADC and signal processing chain for the

current channel. In waveform sampling mode, the ADC outputs

a signed twos complement 24-bit data-word at a maximum of

25.6 kSPS (MCLK/160). With the specified full-scale analog

input signal of 0.5 V (or 0.25 V or 0.125 V—see the Analog

Inputs section) the ADC produces an output code that is

approximately between 0x28F5C2 (+2,684,354d) and

0xD70A3E (–2,684,354d)—see Figure 21.

x1, x2, x4,

x8, x16

ANALOG

INPUT

RANGE

DIGITAL

INTEGRATOR*

HPF

ADC

REFERENCE

0.5V, 0.25V,

0.125V, 62.5mV,

31.3mV

CURRENT CHANNEL

WAVEFORM

DATA RANGE

ACTIVE AND REACTIVE

POWER CALCULATION

WAVEFORM SAMPLE

CURRENT RMS (IRMS)

CALCULATION

50Hz

IAP

PGA1

{GAIN[2:0]}

*WHEN DIGITAL INTEGRATOR IS ENABLED, FULL-SCALE OUTPUT DATA IS ATTENUATED

DEPENDING ON THE SIGNAL FREQUENCY BECAUSE THE INTEGRATOR HAS A –20dB/DECADE

FREQUENCY RESPONSE. WHEN DISABLED, THE OUTPUT WILL NOT BE FURTHER ATTENUATED.

0xD70A3E

0x000000

0x28F5C2

CURRENT CHANNEL

WAVEFORM

DATA RANGE AFTER

INTEGRATOR (50Hz)

0xCBD330

0x000000

0x342CD0

60Hz

CURRENT CHANNEL

WAVEFORM

DATA RANGE AFTER

INTEGRATOR (60Hz)

0xD487B0

0x000000

0x2B7850

MODE1[5]

HPF

ADC

PGA1

IBP

Figure 21. ADC and Signal Processing in Current Channel

Voltage Channel ADC

Figure 21 shows the ADC and signal processing chain for the

Voltage Channel. In waveform sampling mode, the ADC

outputs a signed twos complement 24-bit data-word at a

maximum of 25.6 kSPS (MCLK/160). The ADC produces an

output code that is approximately between 0x28F5 (+10,485d)

and 0xD70B (–10,485d)—see Figure 22.

ADE75 数据表(PDF) 45 Page - Analog Devices

ADE75 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE75 数据表(PDF) 45 Page - Analog Devices

ADE75 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载