数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE75 数据表(PDF) 20 Page - Analog Devices

部件名 ADE75
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE75 数据表(HTML) 20 Page - Analog Devices

Back Button ADE75 Datasheet HTML 16Page - Analog Devices ADE75 Datasheet HTML 17Page - Analog Devices ADE75 Datasheet HTML 18Page - Analog Devices ADE75 Datasheet HTML 19Page - Analog Devices ADE75 Datasheet HTML 20Page - Analog Devices ADE75 Datasheet HTML 21Page - Analog Devices ADE75 Datasheet HTML 22Page - Analog Devices ADE75 Datasheet HTML 23Page - Analog Devices ADE75 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 148 page
background image
ADE75xx/ADE71xx
Preliminary Technical Data
Rev. PrE | Page 20 of 148
PIN DESCRIPTIONS
Table 10. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
COM3/ FP27
Common output, COM3 is used for LCD backplane / LCD segment outputs 27
2
COM2/ FP28
Common output, COM2 is used for LCD backplane / LCD segment outputs 28
3
COM1
Common output, COM1 is used for LCD backplanes
4
COM0
Common output, COM0 is used for LCD backplanes
5
P1.2/FP25
General-purpose digital I/O / LCD segment outputs 25
6
P1.3/T2EX/FP24
General-purpose digital I/O / Timer 2 control input / LCD segment outputs 24
7
P1.4/T2/FP23
General-purpose digital I/O / Timer 2 input / LCD segment outputs 23
8
P1.5/FP22
General-purpose digital I/O / LCD segment outputs 22
9
P1.6/FP21
General-purpose digital I/O / LCD segment outputs 21
10
P1.7/FP20
General-purpose digital I/O / LCD segment outputs 20
11
P0.1/FP19
General-purpose digital I/O / LCD segment outputs 19
12
P2.0/FP18
General-purpose digital I/O / LCD segment outputs 18
13
P2.1/FP17
General-purpose digital I/O / LCD segment outputs 17
14
P2.2/FP16
General-purpose digital I/O / LCD segment outputs 16
15
LCDVC
Output port for LCD levels. This pin should be decoupled with a 470nF capacitor.
16
LCDVP2
This pin is an analog output. A capacitor of 470nF should be connected between this pin and LCDVP1
for internal LCD charge pump device.
17, 18
LCDVB, LCDVA
Output ports for LCD levels. These pins should be decoupled with a 470nF capacitor.
19
LCDVP1
This pin is an analog output. A capacitor of 470nF should be connected between this pin and LCDVP2for
internal LCD charge pump device.
35-20
FP0-15
LCD segment outputs 0-15
36
P1.1/TxD
General-purpose digital I/O / Transmitter Data Output 1 (Asynchronous)
37
P1.0/RxD
General-purpose digital I/O / Receiver Data Input 1 (Asynchronous)
38
P0.7 /SS/T1
General-purpose digital I/O / Slave select when SPI is in Slave mode / Timer 1 input
39
P0.6/SCLK/T0
General-purpose digital I/O / Clock output for I2C or SPI port / Timer 0 input
40
P0.5/MISO
General-purpose digital I/O / Data In for SPI port
41
P0.4/MOSI/SDATA
General-purpose digital I/O / Data Line I2C compatible or Data Out for SPI port
42
P0.3/CF2
General-purpose digital I/O / Calibration Frequency Logic Output.
The CF2 logic output gives instantaneous active, reactive or apparent power information.
43
P0.2/CF1/RTCCAL
General-purpose digital I/O / Calibration Frequency Logic Output/ RTC calibration output..
The CF1 logic output gives instantaneous active, reactive or apparent power information.
The RTCCAL output provides a way to calibrate the RTC to within ±2ppm, or 0.17s/day –see the RTC
Calibration section.
44
SDEN/P2.3
This pin is used to enable serial download mode when pulled low through a resistor on power-up or
reset. On reset this pin will momentarily become an input and the status of the pin is sampled. If there is
no pulldown resistor in place, the pin will go momentarilly high and then user code will execute. If a
pull-down resistor is in place, the embedded serial download/debug kernel will execute and this pin
remains low during internal program execution. This pin can also be used as a general purpose output.
45
BCTRL/INT1/ P0.0
Digital Input for Battery control. This logic input connects VDD or VBAT to VSW internally when set to logic
High or Low respectively. When left open, the connection between VDD or VBAT to VSW is selected
internally / External Interrupt input / General-purpose digital I/O
46
XTAL2
A crystal can be connected across this pin andXTAL1 as described above to provide a clock source for
the ADE75xx/ADE71xx.The XTAL2 pin can drive one CMOS load when an external clock is supplied at
XTAL1 or by the gate oscillator circuit.
47
XTAL1
An external clock can be provided at this logic input. Alternatively, a parallel resonant AT crystal can be
connected across XTAL1 and XTAL2 to provide a clock source for the ADE75xx/ADE71xx.The clock
frequency for specified operation is 32.768 kHz.
48
INT0
General-purpose digital I/O / Interrupt input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com