ADE75 datasheet(28/148 Pages) AD

28 / 148 page

Preliminary Technical Data

ADE75xx/ADE71xx

Rev. PrE | Page 28 of 148

Battery Switchover and Power Supply Restored

PSM Interrupt

The ADE75XX/ADE71XX can be configured to generate a PSM

interrupt when the source of VSW changes from VDD to VBAT,

indicating battery switchover. Setting the EBSO bit in the

Power Management Interrupt Enable SFR (IPSME, 0xEC)

enables this event to generate a PSM interrupt.

The ADE75XX/ADE71XX can also be configured to generate

an interrupt when the source of VSW changes from VBAT to VDD,

indicating that the VDD power supply has been restored. This

event is enabled to generate a PSM interrupt by setting the

EPSR bit in the Power Management Interrupt Enable SFR

(IPSME, 0xEC).

The flags in the Power Management Interrupt Flag SFR (IPSMF,

0xF8) for these interrupts, BSOF and PSRF are set regardless of

whether the respective enable bits have been set. The battery

switchover and power supply restore event flags, BSOF and

PSRF, are latched. These events must be cleared by writing a

zero to these bits. Bit 6 in the Peripheral Configuration SFR

(PERIPH, 0xF4), VSWSOURCE, tracks the source of VSW. The

bit is set when VSW is connected to VDD and cleared when VSW is

connected to VBAT.

VDCIN ADC PSM Interrupt

The ADE75XX/ADE71XX can be configured to generate a PSM

interrupt when VDCIN changes magnitude by more than a

configurable threshold. This threshold is set in the Temperature

and Voltage ADC Delta SFR (DIFFPROG, 0xF3) –see External

Voltage Measurement section. Setting the EVADC bit in the

Power Management Interrupt Enable SFR (IPSME, 0xEC)

enables this event to generate a PSM interrupt.

The VDCIN voltage is measured using a dedicated ADC. These

measurements take place in the background at intervals to

check the change in VDCIN. Conversions can also be initiated by

writing to the Start ADC Measurement SFR (ADCGO, 0xD8).

The FVADC flag will indicate that a VDCIN measurement is ready.

See the External Voltage Measurement section for details on

how VDCIN is measured.

VBAT Monitor PSM Interrupt

The VBAT voltage is measured using a dedicated ADC. These

measurements take place in the background at intervals to

check the change in VBAT. The BATTF bit is set when the battery

level is lower than the threshold set in the Battery detection

threshold SFR (BATVTH, 0xFA) or when a new measurement is

ready in the Battery ADC value SFR (BATADC, 0xDF) - see

Battery measurement section. Setting the EBATT bit in the

Power Management Interrupt Enable SFR (IPSME, 0xEC)

enables this event to generate a PSM interrupt.

VDCIN Monitor PSM Interrupt

The VDCIN voltage is monitored by a comparator. The FVDC bit

in the Power Management Interrupt Flag SFR (IPSMF, 0xF8) is

set when the VDCIN input level is lower than 1.2 V. Setting the

EVDCIN bit in the Power Management Interrupt Enable SFR

(IPSME, 0xEC) enables this event to generate a PSM interrupt.

This event associated with the SAG monitoring can be used to

detect a power supply - VDD - being compromised and trigger

further actions prior to decide a switch of VDD to VBAT .

SAG Monitor PSM Interrupt

The ADE75XX/ADE71XX energy measurement DSP monitors

the ac voltage input at the VP and VN input pins. The SAGLVL

The SAGF bit in the Power Management Interrupt Flag SFR

(IPSMF, 0xF8) is set if the line voltage stays below the level set

in the SAGLVL register for the number of line cycles set in the

SAGCYC register, - see Line Voltage Sag Detection section.

Setting the ESAG bit in the Power Management Interrupt

Enable SFR (IPSME, 0xEC) enables this event to generate a PSM

interrupt.

USING THE POWER SUPPLY FEATURES

In an energy meter application, VDD, the 3.3V power supply, is

typically generated from the ac line voltage and regulated to

3.3V by a voltage regulator IC. The pre-regulated DC voltage,

typically 5V to 12V, can be connected to VDCIN through a resistor

divider. A 3.6V battery can be connected to VBAT. Figure 11

shows how the ADE75XX/ADE71XX power supply inputs

would be set up in this application.

ADE75 数据表(PDF) 28 Page - Analog Devices

ADE75 数据表(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE75 数据表(PDF) 28 Page - Analog Devices

ADE75 数据表(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载