H8SSLASH2218 datasheet(388/750 Pages) RENESAS

388 / 750 page

Section 10 Watchdog Timer (WDT)

Rev.6.00 Jun. 03, 2008 Page 340 of 698

REJ09B0074-0600

Overflow

Interrupt

control

WOVI

(interrupt request

signal)

Internal reset signal*

Reset

control

RSTCSR

TCNT

TSCR

φ/2

φ/64

φ/128

φ/512

φ/2048

φ/8192

φ/32768

φ/131072

Clock

select

Internal clock

sources

Bus

interface

Module bus

TCSR:

TCNT:

RSTCSR:

Notes: When a sub-block is operating,

φ will be φ

SUB.

* The type of internal reset signal depends on a register setting.

Timer control/status register

Timer counter

Reset control/status register

WDT

Legend:

Figure 10.1 Block Diagram of WDT

10.2

The WDT has the following three registers. For details, refer to section 21, List of Registers. To

prevent accidental overwriting, TCSR, TCNT, and RSTCSR have to be written to by a different

method to normal registers. For details, refer to section 10.5.1, Notes on Register Access.

• Timer counter (TCNT)

• Timer control/status register (TCSR)

• Reset control/status register (RSTCSR)

10.2.1

Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 by a reset, when the

TME bit in TCSR is cleared to 0.

10.2.2

Timer Control/Status Register (TCSR)

TCSR is an 8-bit readable/writable register. Its functions include selecting the clock source to be

input to TCNT, and selecting the timer mode.

H8S/2218 数据表(PDF) 388 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 388 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载