数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 521 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 521 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 517Page - Renesas Technology Corp H8S/2218 Datasheet HTML 518Page - Renesas Technology Corp H8S/2218 Datasheet HTML 519Page - Renesas Technology Corp H8S/2218 Datasheet HTML 520Page - Renesas Technology Corp H8S/2218 Datasheet HTML 521Page - Renesas Technology Corp H8S/2218 Datasheet HTML 522Page - Renesas Technology Corp H8S/2218 Datasheet HTML 523Page - Renesas Technology Corp H8S/2218 Datasheet HTML 524Page - Renesas Technology Corp H8S/2218 Datasheet HTML 525Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 521 / 750 page
background image
Section 14 Universal Serial Bus (USB)
Rev.6.00 Jun. 03, 2008 Page 473 of 698
REJ09B0074-0600
14.3.4
USB Trigger Register 0 (UTRG0)
UTRG0 is a one-shot register to generate triggers to the FIFO for each endpoint EP0 to EP3. For
details, see section 2.9.4, Accessing Registers Containing Write-Only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7, 6
—
All 0
R
Reserved
These bits are always read as 0 and cannot be
modified.
5
EP2RDFN
0
W
EP2 Read Complete
0: Performs no operation.
1: Writes 1 to this bit after reading data for EP2 OUT
FIFO. EP2 has a dual-FIFO configuration. This
trigger is generated to the currently effective FIFO.
4
EP1PKTE
0
W
EP1 Packet Enable
0: Performs no operation.
1: Generates a trigger to enable the transmission to
EP1 IN FIFO. EP1 has a dual-FIFO configuration.
This trigger is generated to the currently effective
FIFO.
3
EP3PKTE
0
W
EP3 Packet Enable
0: Performs no operation.
1: Generates a trigger to enable the transmission to
EP3 IN FIFO.
2
EP0oRDFN 0
W
EP0o Read Complete
0: Performs no operation.
1: Writes 1 to this bit after reading data for EP0o OUT
FIFO. This trigger enables EP0o to receive the
next packet.
1
EP0iPKTE
0
W
EP0i Packet Enable
0: Performs no operation.
1: Generates a trigger to enable the transmission to
EP0i IN FIFO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com