数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 523 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 523 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 519Page - Renesas Technology Corp H8S/2218 Datasheet HTML 520Page - Renesas Technology Corp H8S/2218 Datasheet HTML 521Page - Renesas Technology Corp H8S/2218 Datasheet HTML 522Page - Renesas Technology Corp H8S/2218 Datasheet HTML 523Page - Renesas Technology Corp H8S/2218 Datasheet HTML 524Page - Renesas Technology Corp H8S/2218 Datasheet HTML 525Page - Renesas Technology Corp H8S/2218 Datasheet HTML 526Page - Renesas Technology Corp H8S/2218 Datasheet HTML 527Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 523 / 750 page
background image
Section 14 Universal Serial Bus (USB)
Rev.6.00 Jun. 03, 2008 Page 475 of 698
REJ09B0074-0600
14.3.5
USB FIFO Clear Register 0 (UFCLR0)
UFCLR0 is a one-shot register used to clear the FIFO for each endpoint EP0 to EP3. Writing 1 to a
bit clears the data in the corresponding FIFO.
For IN FIFO, writing 1 to a bit in UFCLR0 clears the data for which the corresponding PKTE bit
in UTRG0 is not set to 1 after data write, or data that is validated by setting the corresponding
PKTE bit in UTRG0.
For OUT FIFO, writing 1 to a bit in UFCLR0 clears data that has not been fixed during reception
or received data for which the corresponding RDFN bit is not set to 1. Accordingly, care must be
taken not to clear data that is currently being received or transmitted. EP1 and EP2, having a dual-
FIFO configuration, are cleared by entire FIFOs. Note that this trigger does not clear the
corresponding interrupt flag. For details, see section 2.9.4, Accessing Registers Containing Write-
Only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7, 6
—
All 0
R
Reserved
These bits are always read as 0 and cannot be
modified.
5
EP2CLR
0
W
EP2 Clear
0: Performs no operation.
1: Clears EP2 OUT FIFO.
4
EP1CLR
0
W
EP1 Clear
0: Performs no operation.
1: Clears EP1 IN FIFO.
3
EP3CLR
0
W
EP3 Clear
0: Performs no operation.
1: Clears EP3 IN FIFO.
2
EP0oCLR
0
W
EP0o Clear
0: Performs no operation.
1: Clears EP0o OUT FIFO.
1
EP0iCLR
0
W
EP0i Clear
0: Performs no operation.
1: Clears EP0i IN FIFO.
0
—
0
R
Reserved
This bit is always read as 0 and cannot be modified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com