| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 575 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 575 Page - Renesas Technology Corp |
|
575 / 750 page ![]() Section 14 Universal Serial Bus (USB) Rev.6.00 Jun. 03, 2008 Page 527 of 698 REJ09B0074-0600 14.8 Usage Notes 14.8.1 Emulator Usage Notes 1. If UEDR0o and UEDR2 are displayed using the I/O register window function, or the like, the EP0o FIFO or EP2 FIFO read pointer will not operate properly, preventing UEDR0o, UESZ0o, UEDR2, and UESZ2 from being read correctly. Therefore, UEDR0o and UEDR2 should not be displayed. 2. In the E6000, since the USB module is mounted on the external extended board and accessed as an external module, there are some limitations as shown below. These limitations do not apply to the E10A or to product chips. • USB operation is not supported in the H8S/2218 Group’s mode 7 (single-chip mode). • When using the USB module in the H8S/2218 Group’s mode 6 (on-chip ROM-enabled mode) or the H8S/2212 Group’s mode 7 (single-chip mode), CS6 and A9 to A0 are input pins in the initial status. Therefore, CS6 and A9 to A0 must be set as output pins (= B'0010) by setting P72DDR to 1, AE3 to AE0 to B'0010, and PC7DDR to PC0DDR to H'FF before accessing the USB module. • When using the USB module in the H8S/2218 Group’s modes 4 and 5 (on-chip ROM-disabled mode), CS6 and A9 to A8 must be set as output pins by setting P72DDR to 1 and AE3 to AE0 to B'0010. 14.8.2 Bus Interface The USB module's interface is based on the bus specifications of external area 6. Accordingly, before accessing the USB module, area 6 must be specified as having an 8-bit bus width and 3- state access using the bus controller register. Address H'C00100 to H'DFFFFF is for USB reserved area and thus access prohibited. 14.8.3 Operating Frequency The main clock of this LSI must be 24 MHz or 16 MHz. This 24-MHz main clock, used as base clock, is doubled in the on-chip PLL circuit or this 16-MHz main clock, also used as base clock, is tripled in the on-chip PLL circuit, to generate the 48-MHz USB operating clock. Since the USB module does not support medium-speed mode, sleep mode, watch mode, subactive mode, and subsleep mode, make sure to use full-speed mode. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |