数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 649 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 649 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 645Page - Renesas Technology Corp H8S/2218 Datasheet HTML 646Page - Renesas Technology Corp H8S/2218 Datasheet HTML 647Page - Renesas Technology Corp H8S/2218 Datasheet HTML 648Page - Renesas Technology Corp H8S/2218 Datasheet HTML 649Page - Renesas Technology Corp H8S/2218 Datasheet HTML 650Page - Renesas Technology Corp H8S/2218 Datasheet HTML 651Page - Renesas Technology Corp H8S/2218 Datasheet HTML 652Page - Renesas Technology Corp H8S/2218 Datasheet HTML 653Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 649 / 750 page
background image
Section 19 Clock Pulse Generator
Rev.6.00 Jun. 03, 2008 Page 601 of 698
REJ09B0074-0600
19.2.2
Inputting External Clock
An external clock signal can be input as shown in an example in figure 19.4. If the XTAL pin is
left open, make sure that stray capacitance is no more than 10 pF. When complementary clock
input to XTAL pin, the external clock input should be fixed high in standby mode, subactive
mode, subsleep mode, or watch mode.
EXTAL
XTAL
EXTAL
XTAL
External clock input
Open
External clock input
(a) XTAL pin left open
(b) Complementary clock input at XTAL pin
Figure 19.4 External Clock Input (Examples)
Table 19.3 shows the input conditions for the external clock.
Table 19.3
External Clock Input Conditions
VCC= 2.4 to 3.6V
VCC = 2.7 to 3.6V
VCC = 3.0 to 3.6V
Item
Symbol
min
max
Min
max
min
max
Unit
Test
Conditions
External clock input low pulse width
tEXL
65
—
25
—
15.5
—
ns
External clock input high pulse width
tEXH
65
—
25
—
15.5
—
ns
External clock rise time
tEXr
—
15
—
6.25
—
5.25
ns
External clock fall time
tEXf
—
15
—
6.25
—
5.25
ns
Figure 19.5
Clock low pulse width level
tCL
0.35
0.65
0.4
0.6
0.4
0.6
tcyc
Figure 22.3
Clock high pulse width level
tCH
0.35
0.65
0.4
0.6
0.4
0.6
tcyc
The external clock input conditions when the duty adjustment circuit is not used are shown in table
19.4. When the duty adjustment circuit is not used, note that the maximum operating frequency
depends on the external clock input waveform. For example, if tEXL = tEXH = 20.8 ns and tEXr = tEXf
= 5.25 ns, the maximum operating frequency becomes 19.2 MHz depending on the clcok cycle
time of 52.1 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com