| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 173 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 173 Page - Renesas Technology Corp |
|
173 / 750 page ![]() Section 6 Bus Controller Rev.6.00 Jun. 03, 2008 Page 125 of 698 REJ09B0074-0600 6.3.5 Bus Control Register L (BCRL) BCRL performs selection of the external bus-released state protocol, and enabling or disabling of WAIT pin input. The functions selected by this register are available only in the H8S/2218 Group. This register should not be modified in the H8S/2212 Group. Bit Bit Name Initial Value R/W Description 7 BRLE* 0 R/W Bus Release Enable Enables or disables external bus release. 0: External bus release is disabled. BREQ and BACK can be used as I/O ports. 1: External bus release is enabled. 6 – 0 R/W Reserved The write value should always be 0. 5 – 0 – Reserved This bit is always read as 0 and cannot be modified. 4 – 0 R/W Reserved The write value should always be 0. 3 – 1 R/W Reserved The write value should always be 1. 2, 1 – All 0 R/W Reserved The write value should always be 0. 0 WAITE* 0 R/W WAIT Pin Enable Selects enabling or disabling of wait input by the WAIT pin. 0: Wait input by WAIT pin disabled. WAIT pin can be used as I/O port. 1: Wait input by WAIT pin enabled. Note: * These bits should be set to 0 in the H8S/2212 Group. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |