H8SSLASH2218 datasheet(232/750 Pages) RENESAS

232 / 750 page

Section 7 DMA Controller (DMAC)

Rev.6.00 Jun. 03, 2008 Page 184 of 698

REJ09B0074-0600

In repeat mode, ETCRL functions as the transfer counter, and ETCRH is used to hold the number

of transfers. ETCRL is decremented by 1 each time a transfer is executed, and when its value

reaches H'00, it is loaded with the value in ETCRH. At the same time, the value set in MAR is

restored in accordance with the values of the DTSZ and DTID bits in DMACR. The MAR

restoration operation is as shown below.

MAR = MAR – (–1)

DTID · 2 DTSZ · ETCRH

The same value should be set in ETCRH and ETCRL.

In repeat mode, operation continues until the DTE bit is cleared. To end the transfer operation,

therefore, you should clear the DTE bit to 0. A transfer end interrupt request is not sent to the

CPU. By setting the DTE bit to 1 again after it has been cleared, the operation can be restarted

from the transfer after that terminated when the DTE bit was cleared. Figure 7.6 illustrates

operation in repeat mode.

Address T

Address B

Transfer

IOAR

1 byte or word transfer performed in

rewponse to 1 transfer request

Notes:

Address

Where:

T = L

B = L + (–1)DTID · (2DTSZ · (N–1))

L = Value set in MAR

N = Value set in ETCR

Figure 7.6 Operation in Repeat mode

H8S/2218 数据表(PDF) 232 Page - Renesas Technology Corp