数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 254 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 254 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 250Page - Renesas Technology Corp H8S/2218 Datasheet HTML 251Page - Renesas Technology Corp H8S/2218 Datasheet HTML 252Page - Renesas Technology Corp H8S/2218 Datasheet HTML 253Page - Renesas Technology Corp H8S/2218 Datasheet HTML 254Page - Renesas Technology Corp H8S/2218 Datasheet HTML 255Page - Renesas Technology Corp H8S/2218 Datasheet HTML 256Page - Renesas Technology Corp H8S/2218 Datasheet HTML 257Page - Renesas Technology Corp H8S/2218 Datasheet HTML 258Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 254 / 750 page
background image
Section 7 DMA Controller (DMAC)
Rev.6.00 Jun. 03, 2008 Page 206 of 698
REJ09B0074-0600
7.5
Interrupts
The sources of interrupts generated by the DMAC are transfer end and transfer break. Table 7.10
shows the interrupt sources and their priority order.
Table 7.10
Interrupt Source Priority Order
Interrupt Source
Interrupt
Name
Short Address Mode
Full Address Mode
Interrupt
Priority Order
DEND0A
Interrupt due to end of transfer
on channel 0A
Interrupt due to end of transfer
on channel 0
High
DEND0B
Interrupt due to end of transfer
on channel 0B
Interrupt due to break in transfer
on channel 0
DEND1A
Interrupt due to end of transfer
on channel 1A
Interrupt due to end of transfer
on channel 1
DEND1B
Interrupt due to end of transfer
on channel 1B
Interrupt due to break in transfer
on channel 1
Low
Enabling or disabling of each interrupt source is set by means of the DTIE bit for the
corresponding channel in DMABCR, and interrupts from each source are sent to the interrupt
controller independently. The relative priority of transfer end interrupts on each channel is decided
by the interrupt controller, as shown in table 7.10.
Figure 7.24 shows a block diagram of a transfer end/transfer break interrupt. An interrupt is always
generated when the DTIE bit is set to 1 while DTE bit is cleared to 0.
DTE/
DTME
DTIE
Transfer end/transfer
break interrupt
Figure 7.24 Block Diagram of Transfer End/Transfer Break Interrupt
In full address mode, a transfer break interrupt is generated when the DTME bit is cleared to 0
while DTIEB bit is set to 1. In both short address mode and full address mode, DMABCR should
be set so as to prevent the occurrence of a combination that constitutes a condition for interrupt
generation during setting.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com