H8SSLASH2218 datasheet(256/750 Pages) RENESAS

256 / 750 page

Section 7 DMA Controller (DMAC)

Rev.6.00 Jun. 03, 2008 Page 208 of 698

REJ09B0074-0600

If a DMAC transfer cycle occurs immediately after a DMAC register read cycle, the DMAC

[1]

[2]

Note:

The lower word of MAR is the updated value after the operation in [1].

CPU longword read

DMA transfer cycle

MAR upper

word read

MAR lower

word read

DMA read

DMA write

DMA internal

address

DMA control

DMA register

operation

Idle

Read

Write

Idle

Transfer

source

Transfer

destination

Figure 7.26 Contention between DMAC Register Update and CPU Read

7.6.2

Module Stop

When the MSTPA7 bit in MSTPCR is set to 1, the DMAC clock stops, and the module stop state

is entered. However, 1 cannot be written to the MSTPA7 bit if any of the DMAC channels is

enabled. This setting should therefore be made when DMAC operation is stopped.

When the DMAC clock stops, DMAC register accesses can no longer be made. Since the

following DMAC register settings are valid even in the module stop state, they should be

invalidated, if necessary, before a module stop.

• Transfer end/suspend interrupt (DTE = 0 and DTIE = 1)

For details, refer to section 20, Power-Down Modes.

7.6.3

Medium-Speed Mode

When the DTA bit is 0, internal interrupt signals specified as DMAC transfer sources are edge-

detected. In medium-speed mode, the DMAC operates on a medium-speed clock, while on-chip

peripheral modules operate on a high-speed clock.

Consequently, if the period in which the relevant interrupt source is cleared by the CPU or another

DMAC channel, and the next interrupt is generated, is less than one state with respect to the

DMAC clock (bus master clock), edge detection may not be possible and the interrupt may be

ignored.

H8S/2218 数据表(PDF) 256 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 256 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载